



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



PAC5255

Power Application Controller[®]

Multi-Mode Power Manager[™]
Configurable Analog Front End[™]
Application Specific Power Drivers[™]
ARM[®] Cortex[®]-M0 Controller Core



TABLE OF CONTENTS

1. Styles and Formatting Conventions.....	33
1.1. Overview.....	33
1.2. Number Representation.....	33
1.3. Formatting Styles.....	33
2. Memory and Register Map.....	34
2.1. Memory Map.....	34
2.2. Register Map.....	35
3. Information Block.....	48
3.1. Register.....	48
3.1.1. Register Map.....	48
3.1.2. ROOSC11.....	48
3.1.3. ADCGAIN.....	48
3.1.4. ADCOFF.....	48
3.1.5. FTTEMP.....	48
3.1.6. TEMPS.....	49
3.1.7. CLKREF.....	49
3.1.8. PACIDR.....	49
3.2. Details of Operation.....	49
3.2.1. Overview.....	49
4. System Clock Control.....	50
4.1. Register.....	50
4.1.1. Register Map.....	50
4.1.2. CCSCTL.....	50
4.1.3. PLLCTL.....	51
4.1.4. OSCCTL.....	51
4.1.5. XTALCTL.....	51
4.2. Details of Operation.....	52
4.2.1. Block Diagram.....	52
4.2.2. Configuration.....	52
4.2.3. ROOSC.....	53
4.2.4. CLKREF.....	53
4.2.5. XTAL.....	53
4.2.6. EXTCLK.....	53
4.2.7. PLL.....	53
4.2.8. FRCLK.....	54
4.2.9. FCLK.....	54
4.2.10. HCLK.....	54
4.2.11. ACLK.....	54
4.2.12. Clock Gating.....	54
5. Watchdog Timer.....	55
5.1. Register.....	55
5.1.1. Register Map.....	55
5.1.2. WDTCTL.....	55
5.1.3. WDTCDV.....	56
5.1.4. WDTCTR.....	56
5.2. Details of Operation.....	57
5.2.1. Block Diagram.....	57
5.2.2. Configuration.....	57
5.2.3. Watchdog Timer.....	57
5.2.4. Access WDT Registers.....	57
5.2.5. WDT Clock Setting.....	57

5.2.6. General Purpose Timer Mode.....	57
5.2.7. Watchdog Timer Mode.....	58
6. General Purpose Timer.....	59
6.1. Register.....	59
6.1.1. Register Map.....	59
6.1.2. RTCCTL.....	59
6.1.3. RTCCDV.....	60
6.1.4. RTCCTR.....	60
6.2. Details of Operation.....	61
6.2.1. Block Diagram.....	61
6.2.2. Configuration.....	61
6.2.3. General Purpose Timer.....	61
6.2.4. Access GPT Registers.....	61
6.2.5. GPT Clock.....	61
6.2.6. General Purpose Timer Mode.....	61
7. GPIO Port A.....	62
7.1. Register.....	62
7.1.1. Register Map.....	62
7.1.2. GPIOAO.....	62
7.1.3. GPIOAOUTEN.....	63
7.1.4. GPIOADS.....	63
7.1.5. GPIOAPU.....	64
7.1.6. GPIOAPD.....	65
7.1.7. GPIOAIN.....	65
7.1.8. GPIOAPSEL.....	66
7.1.9. GPIOAINTP.....	67
7.1.10. GPIOAINTEN.....	67
7.1.11. GPIOAINTF.....	68
7.1.12. GPIOAINTM.....	68
7.2. Details of Operation.....	70
7.2.1. Block Diagram.....	70
7.2.2. Configuration.....	70
7.2.3. GPIO A Block.....	70
7.2.4. Input.....	70
7.2.5. Output and Output Enable.....	70
7.2.6. Output Drive Strength.....	70
7.2.7. Weak Pull Up and Pull Down.....	71
7.2.8. Peripheral Select.....	71
7.2.9. Interrupt.....	71
8. GPIO Port B.....	72
8.1. Register.....	72
8.1.1. Register Map.....	72
8.1.2. GPIOBOUT.....	72
8.1.3. GPIOBOUTEN.....	72
8.1.4. GPIOBDS.....	73
8.1.5. GPIOBPU.....	73
8.1.6. GPIOBPD.....	73
8.1.7. GPIOBIN.....	74
8.1.8. GPIOBPSEL.....	74
8.1.9. GPIOBINTP.....	75
8.1.10. GPIOBINTE.....	75
8.1.11. GPIOBINTF.....	76
8.1.12. GPIOBINTM.....	76
8.2. Details of Operation.....	77

8.2.1. Block Diagram.....	77
8.2.2. Configuration.....	77
8.2.3. GPIO B Block.....	77
8.2.4. Input.....	77
8.2.5. Output and Output Enable.....	77
8.2.6. Output Drive Strength.....	77
8.2.7. Weak Pull Up and Pull Down.....	77
8.2.8. Peripheral Select.....	78
8.2.9. Interrupt.....	78
9. GPIO Port C.....	79
9.1. Register.....	79
9.1.1. Register Map.....	79
9.1.2. GPIOCOUT.....	79
9.1.3. GPIOCOUTEN.....	80
9.1.4. GPIOCIN.....	80
9.1.5. GPIOCINE.....	81
9.1.6. GPIOCINTP.....	81
9.1.7. GPIOCINTE.....	82
9.1.8. GPIOCINTF.....	83
9.1.9. GPIOCINTM.....	83
9.2. Details of Operation.....	85
9.2.1. Block Diagram.....	85
9.2.2. Configuration.....	85
9.2.3. GPIO C Block.....	85
9.2.4. Analog Input.....	85
9.2.5. Output and Output Enable.....	85
9.2.6. Interrupt.....	85
10. GPIO Port D.....	87
10.1. Register.....	87
10.1.1. Register Map.....	87
10.1.2. GPIODO.....	87
10.1.3. GPIODOUTEN.....	88
10.1.4. GPIODDS.....	88
10.1.5. GPIODPU.....	89
10.1.6. GPIODPD.....	89
10.1.7. GPIODIN.....	90
10.1.8. GPIODPSEL.....	91
10.1.9. GPIODINTP.....	91
10.1.10. GPIODINTE.....	92
10.1.11. GPIODINTF.....	93
10.1.12. GPIODINTM.....	93
10.2. Details of Operation.....	95
10.2.1. Block Diagram.....	95
10.2.2. Configuration.....	95
10.2.3. GPIO D Block.....	95
10.2.4. Input.....	95
10.2.5. Output and Output Enable.....	95
10.2.6. Output Drive Strength.....	96
10.2.7. Weak Pull Up and Pull Down.....	96
10.2.8. Peripheral Select.....	96
10.2.9. Interrupt.....	96
11. GPIO Port E.....	97
11.1. Register.....	97
11.1.1. Register Map.....	97

11.1.2. GPIOEOUT.....	97
11.1.3. GPIOEOUTEN.....	98
11.1.4. GPIOEDS.....	98
11.1.5. GPIOEPU.....	99
11.1.6. GPIOEPD.....	99
11.1.7. GPIOEIN.....	100
11.1.8. GPIOEPSEL.....	101
11.1.9. GPIOEINTP.....	101
11.1.10. GPIOEINTE.....	102
11.1.11. GPIOEINTF.....	103
11.1.12. GPIOEINTM.....	103
11.2. Details of Operation.....	105
11.2.1. Block Diagram.....	105
11.2.2. Configuration.....	105
11.2.3. GPIO E Block.....	105
11.2.4. Input.....	105
11.2.5. Output and Output Enable.....	105
11.2.6. Output Drive Strength.....	105
11.2.7. Weak Pull Up and Pull Down.....	105
11.2.8. Peripheral Select.....	106
11.2.9. Interrupt.....	106
12. Timer A.....	107
12.1. Register.....	107
12.1.1. Register Map.....	107
12.1.2. TACTL.....	108
12.1.3. TAPRD.....	108
12.1.4. TACTR.....	109
12.1.5. TACC0CTRL.....	109
12.1.6. TACC0CTR.....	109
12.1.7. TACC1CTRL.....	109
12.1.8. TACC1CTR.....	110
12.1.9. TACC2CTRL.....	110
12.1.10. TACC2CTR.....	110
12.1.11. TACC3CTRL.....	110
12.1.12. TACC3CTR.....	111
12.1.13. TACC4CTRL.....	111
12.1.14. TACC4CTR.....	111
12.1.15. TACC5CTRL.....	112
12.1.16. TACC5CTR.....	112
12.1.17. TACC6CTRL.....	112
12.1.18. TACC6CTR.....	113
12.1.19. TACC7CTRL.....	113
12.1.20. TACC7CTR.....	113
12.1.21. DTGA0CTL.....	113
12.1.22. DTGA0LED.....	114
12.1.23. DTGA0TED.....	114
12.1.24. DTGA1CTL.....	114
12.1.25. DTGA1LED.....	114
12.1.26. DTGA1TED.....	115
12.1.27. DTGA2CTL.....	115
12.1.28. DTGA2LED.....	115
12.1.29. DTGA2TED.....	115
12.1.30. DTGA3CTL.....	116
12.1.31. DTGA3LED.....	116

12.1.32. DTGA3TED.....	116
12.2. Details of Operation.....	117
12.2.1. Block Diagram.....	117
12.2.2. Configuration.....	117
12.2.3. Timer A Block.....	117
12.2.4. Timer.....	117
12.2.5. Register update.....	118
12.2.6. Timer Modes.....	118
12.2.7. Single Shot Mode.....	118
12.2.8. Input Clock And Pre-Scaler.....	118
12.2.9. Timer Synchronization.....	118
12.2.10. PWM/Compare Units.....	119
12.2.10.1. PWM Mode.....	119
12.2.10.2. Capture Mode.....	120
12.2.11. Timer and PWM/Capture Interrupt.....	120
12.2.12. Dead-Time Generator.....	121
12.2.12.1. Dead Time Input Clock Selection.....	121
12.2.12.2. Dead Time Range.....	121
12.2.12.3. Bypass Mode.....	121
12.2.12.4. Inverting PWM Signal.....	121
12.2.12.5. Dead Time Insertion.....	122
12.2.12.6. Dead Time Insertion with On Time Preservation.....	122
12.2.13. PWM Output and Capture Input Pin Selection.....	123
13. Timer B.....	124
13.1. Register.....	124
13.1.1. Register Map.....	124
13.1.2. TBCTL.....	124
13.1.3. TBPRD.....	125
13.1.4. TBCTR.....	125
13.1.5. TBCC0CTRL.....	125
13.1.6. TBCC0CTR.....	126
13.1.7. TBCC1CTRL.....	126
13.1.8. TBCC1CTR.....	126
13.1.9. TBCC2CTRL.....	127
13.1.10. TBCC2CTR.....	127
13.1.11. TBCC3CTRL.....	127
13.1.12. TBCC3CTR.....	128
13.1.13. DTGB0CTL.....	128
13.1.14. DTGB0LED.....	128
13.1.15. DTGB0TED.....	128
13.2. Details of Operation.....	129
13.2.1. Block Diagram.....	129
13.2.2. Configuration.....	129
13.2.3. Timer B Block.....	129
13.2.4. Timer.....	129
13.2.5. Register update.....	130
13.2.6. Timer Modes.....	130
13.2.7. Single Shot Mode.....	130
13.2.8. Input Clock And Pre-Scaler.....	130
13.2.9. Timer Synchronization.....	130
13.2.10. PWM/Compare Units.....	131
13.2.10.1. PWM Mode.....	131
13.2.10.2. Capture Mode.....	132
13.2.11. Timer and PWM/Capture Interrupt.....	132

13.2.12. Dead-Time Generator.....	133
13.2.12.1. Dead Time Input Clock Selection.....	133
13.2.12.2. Dead Time Range.....	133
13.2.12.3. Bypass Mode.....	133
13.2.12.4. Inverting PWM Signal.....	133
13.2.12.5. Dead Time Insertion.....	134
13.2.12.6. Dead Time Insertion with On Time Preservation.....	134
13.2.13. PWM Output and Capture Input Pin Selection.....	135
14. Timer C.....	136
14.1. Register.....	136
14.1.1. Register Map.....	136
14.1.2. TCCTL.....	136
14.1.3. TCPRD.....	137
14.1.4. TCCTR.....	137
14.1.5. TCCC0CTRL.....	137
14.1.6. TCCC0CTR.....	138
14.1.7. TCCC1CTRL.....	138
14.1.8. TCCC1CTR.....	138
14.1.9. DTGC0CTL.....	138
14.1.10. DTGC0LED.....	139
14.1.11. DTGC0TED.....	139
14.2. Details of Operation.....	140
14.2.1. Block Diagram.....	140
14.2.2. Configuration.....	140
14.2.3. Timer C Block.....	140
14.2.4. Timer.....	140
14.2.5. Register update.....	141
14.2.6. Timer Modes.....	141
14.2.7. Single Shot Mode.....	141
14.2.8. Input clock and Pre-scaler.....	141
14.2.9. Timer synchronization.....	141
14.2.10. PWM/Compare Units.....	142
14.2.10.1. PWM Mode.....	142
14.2.10.2. Capture Mode.....	143
14.2.11. Timer and PWM/Capture Interrupt.....	143
14.2.12. Dead-Time Generator.....	144
14.2.12.1. Dead Time Input Clock Selection.....	144
14.2.12.2. Dead Time Range.....	144
14.2.12.3. Bypass Mode.....	144
14.2.12.4. Inverting PWM Signal.....	144
14.2.12.5. Dead Time Insertion.....	145
14.2.12.6. Dead Time Insertion With On Time Preservation.....	145
14.2.13. PWM Output and Capture Input Pin Selection.....	146
15. Timer D.....	147
15.1. Register.....	147
15.1.1. Register Map.....	147
15.1.2. TDCTL.....	147
15.1.3. TDPRD.....	148
15.1.4. TDCTR.....	148
15.1.5. TDCC0CTL.....	148
15.1.6. TDCC0CTR.....	149
15.1.7. TDCC1CTRL.....	149
15.1.8. TDCC1CTR.....	149
15.1.9. DTGD0CTL.....	149

15.1.10. DTGD0LED.....	150
15.1.11. DTGD0TED.....	150
15.2. Details of Operation.....	151
15.2.1. Block Diagram.....	151
15.2.2. Configuration.....	151
15.2.3. Timer D Block.....	151
15.2.4. Timer.....	151
15.2.5. Register Update.....	152
15.2.6. Timer Modes.....	152
15.2.7. Single Shot Mode.....	152
15.2.8. Input Clock And Pre-Scaler.....	152
15.2.9. Timer Synchronization.....	152
15.2.10. PWM/Compare Units.....	153
15.2.10.1. PWM Mode.....	153
15.2.10.2. Capture Mode.....	154
15.2.11. Timer and PWM/Capture Interrupt.....	154
15.2.12. Dead-Time Generator.....	154
15.2.12.1. Dead Time Input Clock Selection.....	154
15.2.12.2. Dead Time Range.....	154
15.2.12.3. Bypass Mode.....	155
15.2.12.4. Inverting PWM Signal.....	155
15.2.12.5. Dead Time Insertion.....	155
15.2.12.6. Dead Time Insertion with On Time Preservation.....	156
15.2.13. PWM Output and Capture Input Pin Selection.....	156
16. FLASH Memory Controller.....	157
16.1. Register.....	157
16.1.1. Register Map.....	157
16.1.2. FLASHLOCK.....	157
16.1.3. FLASHCTL.....	157
16.1.4. FLASHPAGE.....	158
16.1.5. FLASHPERASE.....	158
16.1.6. SWDACCESS.....	158
16.1.7. FLASHWSTATE.....	159
16.1.8. FLASHBWRITE.....	159
16.1.9. FLASHBWDATA.....	160
16.2. Details of Operation.....	161
16.2.1. Block Diagram.....	161
16.2.2. Configuration.....	161
16.2.3. FLASH Memory.....	161
16.2.4. Writing to FLASH Controller Registers.....	161
16.2.5. FLASH Wait State.....	161
16.2.6. FLASH Page Erase.....	161
16.2.7. Write to FLASH.....	162
16.2.8. Buffered Write to FLASH.....	162
16.2.9. SWD Debug Access Disable.....	163
17. ADC and AUTO SEQUENCER.....	164
17.1. Register.....	164
17.1.1. Register Map.....	164
17.1.2. EMUXCTL.....	165
17.1.3. EMUXDATA.....	166
17.1.4. ADCCTL.....	166
17.1.5. ADCCR.....	167
17.1.6. ADCINT.....	167
17.1.7. ASOCTL.....	168

17.1.8. AS0S0.....	169
17.1.9. AS0R0.....	169
17.1.10. AS0S1.....	170
17.1.11. AS0R1.....	170
17.1.12. AS0S2.....	170
17.1.13. AS0R2.....	171
17.1.14. AS0S3.....	171
17.1.15. AS0R3.....	171
17.1.16. AS0S4.....	172
17.1.17. AS0R4.....	172
17.1.18. AS0S5.....	172
17.1.19. AS0R5.....	173
17.1.20. AS0S6.....	173
17.1.21. AS0R6.....	173
17.1.22. AS0S7.....	174
17.1.23. AS0R7.....	174
17.1.24. AS1CTL.....	174
17.1.25. AS1S0.....	175
17.1.26. AS1R0.....	176
17.1.27. AS1S1.....	176
17.1.28. AS1R1.....	176
17.1.29. AS1S2.....	176
17.1.30. AS1R2.....	177
17.1.31. AS1S3.....	177
17.1.32. AS1R3.....	178
17.1.33. AS1S4.....	178
17.1.34. AS1R4.....	178
17.1.35. AS1S5.....	178
17.1.36. AS1R5.....	179
17.1.37. AS1S6.....	179
17.1.38. AS1R6.....	180
17.1.39. AS1S7.....	180
17.1.40. AS1R7.....	180
17.2. Details of Operation.....	180
17.2.1. Block Diagram.....	180
17.3. Details of Operation.....	180
17.3.1. Basic Configuration.....	180
17.3.2. ADC, Autosequencer and EMUX.....	181
17.3.3. Clock Setting.....	181
17.3.4. ADC.....	181
17.3.5. EMUX.....	182
17.3.6. Auto Sequencer ASC0, ASC1.....	182
17.3.6.1. Auto Sequencer Modes.....	183
17.3.6.2. Sequencer trigger.....	184
17.3.6.3. ASC Samples.....	184
17.3.6.4. ASC0, ASC1 Priority and Collision.....	185
18. I ² C.....	187
18.1. Register.....	187
18.1.1. Register Map.....	187
18.1.2. I2CCFG.....	187
18.1.3. I2CSTATUS.....	187
18.1.4. I2CIE.....	189
18.1.5. I2CMCTRL.....	189
18.1.6. I2CMRXDATA.....	190

18.1.7. I2CMTXDATA.....	190
18.1.8. I2CBAUD.....	190
18.1.9. I2CSLRXDATA.....	190
18.1.10. I2CSLTXDATA.....	191
18.1.11. I2CADDR.....	191
18.2. Details of Operation.....	192
18.2.1. Block Diagram.....	192
18.2.2. Configuration.....	192
18.2.3. I2C.....	192
18.2.4. I2C Clock setting.....	192
18.2.5. I2C Addressing.....	193
18.2.6. I2C Master Read Transactions.....	193
19. UART.....	196
19.1. Register.....	196
19.1.1. Register Map.....	196
19.1.2. UARTRTX/UARTDL_L.....	196
19.1.3. UARTIER/UARTDL_H.....	197
19.1.4. UARTIIR.....	197
19.1.5. UARLCCR.....	198
19.1.6. UARLMCR.....	198
19.1.7. UARLCSR.....	198
19.1.8. UARTSP.....	199
19.1.9. UARFCTL2.....	199
19.1.10. UARTIER2.....	200
19.1.11. UARTDL_L2.....	200
19.1.12. UARTDL_H2.....	200
19.1.13. UARTFD_F.....	200
19.1.14. UARTSTAT.....	200
19.2. Details of Operation.....	202
19.2.1. Block Diagram.....	202
19.2.2. Configuration.....	202
19.2.3. UART.....	202
19.2.4. UART Clock Rate Setting.....	202
19.2.5. Data settings.....	204
19.2.6. FIFO Settings.....	204
19.2.7. Error Checking on Received Data.....	204
20. SOC Bus bridge.....	205
20.1. Register.....	205
20.1.1. Register Map.....	205
20.1.2. SOCBCTL.....	205
20.1.3. SOCBCFG.....	205
20.1.4. SOCBCLKDIV.....	206
20.1.5. SOCBSTAT.....	206
20.1.6. SOCBSSSTR.....	207
20.1.7. SOCBD.....	208
20.1.8. SOCBINT_EN.....	208
20.2. Details of Operation.....	209
20.2.1. Block Diagram.....	209
20.2.2. Configuration.....	209
20.2.3. SOC Bridge.....	209
20.2.4. SOC Bridge Clock Rate Setting.....	209
20.2.5. Enable and Setup of SOC Bridge.....	210
20.2.6. SOC Interrupt.....	210
20.2.7. SOC Bridge Protocol.....	210

20.2.8. Reading from SOC Bridge.....	210
20.2.9. Writing to SOC Bridge.....	210
21. SPI.....	211
21.1. Register.....	211
21.1.1. Register Map.....	211
21.1.2. SPICTL.....	211
21.1.3. SPICFG.....	212
21.1.4. SPICLKDIV.....	213
21.1.5. SPISTAT.....	213
21.1.6. SPICSSTR.....	215
21.1.7. SPID.....	215
21.1.8. SPIINT_EN.....	216
21.2. Details of Operation.....	217
21.2.1. Block Diagram.....	217
21.2.2. Configuration.....	217
21.2.3. SPI.....	217
21.2.4. SPI Clock Rate Setting.....	217
21.2.5. Master Slave Mode.....	218
21.2.6. Clock Phase, Polarity.....	218
21.2.7. SPI Early Data Transmit.....	218
21.2.8. Data Format.....	219
21.2.9. Chip Select Settings.....	220
21.2.10. Auto Retransmit Data Word.....	220
21.2.11. Loop Back Mode.....	220
21.2.12. SPI Interrupt.....	221
21.2.13. SPI Enable.....	221
22. Multi-Mode Power Manager.....	222
22.1. Register.....	222
22.1.1. Register Map.....	222
22.1.2. SYSTAT.....	222
22.1.3. DEVID.....	222
22.1.4. VERID.....	223
22.1.5. PWRCTL.....	223
22.1.6. PWRSTAT.....	224
22.1.7. PSTATSET.....	224
22.1.8. IMOD.....	225
22.1.9. SCFG.....	225
22.1.10. SCFG2.....	225
23. Configurable Analog FRONT END.....	227
23.1. Register.....	227
23.1.1. Register Map.....	227
23.1.2. SOC.CFGAIO0.....	228
23.1.3. SOC.CFGAIO1.....	228
23.1.4. SOC.CFGAIO2.....	230
23.1.5. SOC.CFGAIO3.....	230
23.1.6. SOC.CFGAIO4.....	232
23.1.7. SOC.CFGAIO5.....	232
23.1.8. SOC.CFGAIO6.....	234
23.1.9. SOC.CFGAIO7.....	235
23.1.10. SOC.CFGAIO8.....	236
23.1.11. SOC.CFGAIO9.....	237
23.1.12. SOC.SIGSET.....	238
23.1.13. SOC.HPDAC.....	238
23.1.14. SOC.LPDAC0.....	238

23.1.15. SOC.LPDAC1.....	238
23.1.16. SOC.ADCSCAN.....	239
23.1.17. SOC.ADCIN1.....	239
23.1.18. SOC.PROTINTM.....	239
23.1.19. SOC.PROTSTAT.....	240
23.1.20. SOC.DOUTSIG0.....	240
23.1.21. SOC.DOUTSIG1.....	241
23.1.22. SOC.DINSIG0.....	241
23.1.23. SOC.DINSIG1.....	242
23.1.24. SOC.SIGINTM.....	242
23.1.25. SOC.SIGINTF.....	243
23.1.26. SOC.ENSIG.....	243
23.2. Details of Operation.....	244
23.2.1. Block Diagram.....	244
23.2.2. Configuration.....	244
23.2.3. Configurable Analog Front End.....	244
23.2.3.1. Configurable Analog Front End Enable.....	244
23.2.3.2. Integrated Temperature Sensor.....	244
23.3. AIO1, AIO0.....	245
23.3.1. Block Diagram.....	245
23.3.2. AIO1, AIO0.....	245
23.3.3. AIO1, AIO0 digital I/O Mode.....	245
23.3.3.1. AIO0 IO.....	246
23.3.3.2. AIO1 IO.....	246
23.3.3.3. AIO0 Polarity.....	246
23.3.3.4. AIO1 Polarity.....	246
23.3.4. AIO1, AIO0 differential Amplifier Mode.....	246
23.3.4.1. AIO1, AIO0 Differential Amplifier Gain.....	246
23.3.4.2. AIO1, AIO0 Differential Amplifier Reference.....	246
23.3.4.3. AIO1, AIO0 Differential Amplifier Calibration.....	246
23.3.5. AIO1, AIO0 Protection.....	246
23.3.5.1. HP10 Comparator.....	247
23.3.5.2. LP10 Comparator.....	247
23.4. AIO3, AIO2.....	248
23.4.1. Block Diagram.....	248
23.4.2. AIO3, AIO2.....	248
23.4.3. AIO3, AIO2 digital I/O Mode.....	248
23.4.3.1. AIO2 IO.....	249
23.4.3.2. AIO3 IO.....	249
23.4.3.3. AIO2 Polarity.....	249
23.4.3.4. AIO3 Polarity.....	249
23.4.4. AIO3, AIO2 differential Amplifier Mode DAO32.....	249
23.4.4.1. DAO32 Differential Amplifier Gain.....	249
23.4.4.2. DAO32 Differential Amplifier Reference.....	249
23.4.4.3. DAO32 Differential Amplifier Calibration.....	249
23.4.5. AIO3, AIO2 Protection.....	249
23.4.5.1. HP32 Comparator.....	250
23.4.5.2. LP32 Comparator.....	250
23.5. AIO5, AIO4.....	251
23.5.1. Block Diagram.....	251
23.5.2. AIO5, AIO4.....	251
23.5.3. AIO5, AIO4 digital I/O Mode.....	251
23.5.3.1. AIO4 IO.....	252
23.5.3.2. AIO5 IO.....	252

23.5.3.3. AIO4 Polarity.....	252
23.5.3.4. AIO5 Polarity.....	252
23.5.4. AIO5, AIO4 differential Amplifier Mode DAO54.....	252
23.5.4.1. DAO54 Differential Amplifier Gain.....	252
23.5.4.2. DAO54 Differential Amplifier Reference.....	252
23.5.4.3. DAO54 Differential Amplifier Calibration.....	252
23.5.5. AIO5, AIO4 Protection.....	252
23.5.5.1. HP54 Comparator.....	253
23.5.5.2. LP54 Comparator.....	253
23.6. AIO6.....	254
23.6.1. Block Diagram.....	254
23.6.2. AIO6.....	254
23.6.3. AIO6 digital I/O Mode.....	255
23.6.3.1. AIO6 IO.....	255
23.6.3.2. AIO6 IO Interrupt.....	255
23.6.3.3. AIO6 Polarity.....	255
23.6.4. AIO6 Single Ended Amplifier Mode.....	255
23.6.4.1. AIO6 Amplifier Gain.....	255
23.6.4.2. AIO6 Analog MUX.....	255
23.6.5. AIO6 Comparator Mode.....	255
23.6.5.1. AIO6 Comparator Hysteresis.....	255
23.6.5.2. AIO6 Comparator setting.....	256
23.6.5.3. AIO6 Comparator Polarity.....	256
23.6.5.4. AIO6 Comparator Output MUX.....	256
23.6.6. AIO6 Special Mode.....	256
23.6.6.1. AIO6 Special Mode MUX.....	256
23.6.6.2. AIO6 Special Mode ADMUX.....	256
23.6.6.3. AIO6 Special Mode OFFSET SWAP.....	256
23.6.7. AIO6 Push Button Mode.....	256
23.6.7.1. AIO6 Push Button Wake Up.....	256
23.6.7.2. AIO6 Push Button Power Down.....	256
23.6.7.3. AIO6 Push Button Hard Reset.....	257
23.7. AIO7.....	258
23.7.1. Block Diagram.....	258
23.7.2. AIO7.....	258
23.7.3. AIO7 digital I/O Mode.....	258
23.7.3.1. AIO7 IO.....	259
23.7.3.2. AIO7 IO Interrupt.....	259
23.7.3.3. AIO7 Polarity.....	259
23.7.4. AIO7 Single Ended Amplifier Mode.....	259
23.7.4.1. AIO7 Amplifier Gain.....	259
23.7.4.2. AIO7 Analog MUX.....	259
23.7.5. AIO7 Comparator Mode.....	259
23.7.5.1. AIO7 Comparator Hysteresis.....	259
23.7.5.2. AIO7 Comparator Reference.....	259
23.7.5.3. AIO7 Comparator Polarity.....	260
23.7.5.4. AIO7 Comparator Output.....	260
23.7.6. AIO7 Special Mode.....	260
23.7.6.1. AIO7 Comparator Hysteresis.....	260
23.7.6.2. AIO7 Comparator Reference.....	260
23.7.6.3. AIO7 Comparator Reference Star Point.....	260
23.7.6.4. AIO7 Voltage Reading.....	260
23.7.6.5. AIO7 Comparator Output.....	260
23.7.6.6. AIO7 POS S/H Bypass.....	260

23.7.6.7. AIO7 nIRQ2/POS Selector.....	261
23.8. AIO8.....	262
23.8.1. Block Diagram.....	262
23.8.2. AIO8.....	262
23.8.3. AIO8 digital I/O Mode.....	262
23.8.3.1. AIO8 IO.....	263
23.8.3.2. AIO8 IO Interrupt.....	263
23.8.3.3. AIO8 Polarity.....	263
23.8.4. AIO8 Single Ended Amplifier Mode.....	263
23.8.4.1. AIO8 Amplifier Gain.....	263
23.8.4.2. AIO8 Analog MUX.....	263
23.8.5. AIO8 Comparator Mode.....	263
23.8.5.1. AIO8 Comparator Hysteresis.....	263
23.8.5.2. AIO8 Comparator Reference.....	263
23.8.5.3. AIO8 Comparator Polarity.....	264
23.8.5.4. AIO8 Comparator Output.....	264
23.8.6. AIO8 Special Mode.....	264
23.8.6.1. AIO8 Comparator Hysteresis.....	264
23.8.6.2. AIO8 Comparator Reference.....	264
23.8.6.3. AIO8 Comparator Reference Star Point.....	264
23.8.6.4. AIO8 Voltage Reading.....	264
23.8.6.5. AIO8 Comparator Output.....	264
23.8.6.6. AIO8 POS S/H Bypass.....	264
23.8.6.7. AIO8 nIRQ2/POS Selector.....	265
23.9. AIO9.....	266
23.9.1. Block Diagram.....	266
23.9.2. AIO9.....	266
23.9.3. AIO9 digital I/O Mode.....	266
23.9.3.1. AIO9 IO.....	267
23.9.3.2. AIO9 IO Interrupt.....	267
23.9.3.3. AIO9 Polarity.....	267
23.9.4. AIO9 Single Ended Amplifier Mode.....	267
23.9.4.1. AIO9 Amplifier Gain.....	267
23.9.4.2. AIO9 Analog MUX.....	267
23.9.5. AIO9 Comparator Mode.....	267
23.9.5.1. AIO9 Comparator Hysteresis.....	267
23.9.5.2. AIO9 Comparator Reference.....	267
23.9.5.3. AIO9 Comparator Polarity.....	268
23.9.5.4. AIO9 Comparator Output.....	268
23.9.6. AIO9 Special Mode.....	268
23.9.6.1. AIO9 Comparator Hysteresis.....	268
23.9.6.2. AIO9 Comparator Reference.....	268
23.9.6.3. AIO9 Comparator Reference Star Point.....	268
23.9.6.4. AIO9 Voltage Reading.....	268
23.9.6.5. AIO9 Comparator Output.....	268
23.9.6.6. AIO9 POS S/H Bypass.....	268
23.9.6.7. AIO9 nIRQ2/POS Selector.....	269
23.10. EMUX and ADMUX.....	270
23.10.1. Block Diagram.....	270
23.10.2. EMUX.....	270
23.10.2.1. EMUX Enable.....	270
23.10.2.2. EMUXD Packet Structure.....	270
23.10.2.3. EMUX Timing.....	271
23.10.3. ADMUX.....	271

23.10.3.1. ADMUX Control.....	271
23.10.3.2. ADMUX Buffer.....	272
23.10.3.3. ADMUX.....	272
24. Application Specific Power Driver.....	273
24.1. Register.....	273
24.1.1. Register Map.....	273
24.1.2. SOC.CFGDRV0.....	273
24.1.3. SOC.CFGDRV1.....	273
24.1.4. SOC.CFGDRQ6.....	274
24.1.5. SOC.CFGDRQ7.....	274
24.1.6. SOC.DOUTDRV.....	275
24.1.7. SOC.DINDRV.....	275
24.1.8. SOC.ENDRV.....	276
24.1.9. SOC.PROTCTL.....	276
24.2. Details of Operation.....	277
24.2.1. Block Diagram.....	277
24.2.2. Configuration.....	277
24.2.3. Application Specific Power Driver.....	277
24.2.3.1. Application Specific Power Driver Enable.....	277
24.2.3.2. CLKOUT Clock Output.....	277
24.3. OM0.....	278
24.3.1. Block Diagram.....	278
24.3.2. OM0.....	278
24.3.2.1. OM0 Open Drain Output.....	278
24.4. OM2.....	279
24.4.1. Block Diagram.....	279
24.4.2. OM2.....	279
24.4.2.1. OM2 Open Drain Output.....	279
24.5. ENHS1, ENLS1 Protection.....	280
24.5.1. Block Diagram.....	280
24.5.2. ENHS1, ENLS1 Protection.....	280
24.5.2.1. Protection Enable.....	280
24.5.2.2. Input Signal Selection.....	280
24.6. ENHS2, ENLS2 Protection.....	281
24.6.1. Block Diagram.....	281
24.6.2. ENHS2, ENLS2 Protection.....	281
24.6.2.1. Protection Enable.....	281
24.7. DRL0 Low Side Driver.....	282
24.7.1. Block Diagram.....	282
24.7.2. DRL0.....	282
24.7.2.1. DRL0 Propagation Delay.....	282
24.7.2.2. DRL0 Enable.....	282
24.8. DRL1 Low Side Driver.....	283
24.8.1. Block Diagram.....	283
24.8.2. DRL1.....	283
24.8.2.1. DRL1 Propagation Delay.....	283
24.8.2.2. DRL1 Enable and Protection.....	283
24.9. DRL2 Low Side Driver.....	284
24.9.1. Block Diagram.....	284
24.9.2. DRL2.....	284
24.9.2.1. DRL2 Propagation Delay.....	284
24.9.2.2. DRL2 Enable and Protection.....	284
24.10. DRL3 Low Side Driver.....	285
24.10.1. Block Diagram.....	285

24.10.2. DRL3.....	285
24.10.2.1. DRL3 Propagation Delay.....	285
24.10.2.2. DRL3 Enable and Protection.....	285
24.11. DRL4 Low Side Driver.....	286
24.11.1. Block Diagram.....	286
24.11.2. DRL4.....	286
24.11.2.1. DRL4 Propagation Delay.....	286
24.11.2.2. DRL4 Enable and Protection.....	286
24.12. DRL5 Low Side Driver.....	287
24.12.1. Block Diagram.....	287
24.12.2. DRL5.....	287
24.12.2.1. DRL5 Propagation Delay.....	287
24.12.2.2. DRL5 Enable and Protection.....	287
24.13. DXH3 High Side Driver.....	288
24.13.1. Block Diagram.....	288
24.13.2. DXH3.....	288
24.13.2.1. DXH3 Protection.....	288
24.14. DXH4 High Side Driver.....	289
24.14.1. Block Diagram.....	289
24.14.2. DXH4.....	289
24.14.2.1. DXH4 Protection.....	289
24.15. DXH5 High Side Driver.....	290
24.15.1. Block Diagram.....	290
24.15.2. DXH5.....	290
24.15.2.1. DXH5 Protection.....	290
25. Arm Cortex-M0 Reference.....	291
25.1. Introduction.....	291
25.1.1. Overview.....	291
25.1.2. About the Cortex-M0 processor and core peripherals.....	291
25.1.2.1. System-level interface.....	292
25.1.2.2. Integrated configurable debug.....	292
25.1.2.3. Cortex-M0 processor features summary.....	292
25.1.2.4. Cortex-M0 core peripherals.....	292
25.1.2.4.1. NVIC.....	292
25.1.2.4.2. System Control Block.....	292
25.1.2.4.3. System timer.....	293
25.2. The Cortex-M0 Processor.....	293
25.2.1. Programmers Model.....	293
25.2.1.1. Processor modes.....	293
25.2.1.2. Stacks.....	293
25.2.1.3. Core Registers.....	293
25.2.1.3.1. General-purpose registers.....	294
25.2.1.3.2. Stack Pointer.....	294
25.2.1.3.3. Link Register.....	295
25.2.1.3.4. Program Counter.....	295
25.2.1.3.5. Program Status Register.....	295
25.2.1.3.6. Application Program Status Register.....	296
25.2.1.3.7. Interrupt Program Status Register.....	296
25.2.1.3.8. Execution Program Status Register.....	297
25.2.1.3.9. Interruptible-restartable instructions.....	297
25.2.1.3.10. Exception mask register.....	298
25.2.1.3.11. Priority Mask Register.....	298
25.2.1.3.12. Control Register.....	298
25.2.1.4. Exceptions and interrupts.....	299

25.2.1.5. Data Types.....	299
25.2.1.6. The Cortex Microcontroller Software Interface Standard.....	300
25.2.2. Memory model.....	300
25.2.2.1. Memory regions, types and attributes.....	301
25.2.2.1.1. Normal.....	301
25.2.2.1.2. Device.....	301
25.2.2.1.3. Strongly-ordered.....	302
25.2.2.1.4. Execute Never (XN).....	302
25.2.2.2. Memory system ordering of memory accesses.....	302
25.2.2.3. Behavior of memory accesses.....	302
25.2.2.4. Software ordering of memory accesses.....	303
25.2.2.4.1. DMB.....	303
25.2.2.4.2. DSB.....	303
25.2.2.4.3. ISB.....	303
25.2.2.4.4. Vector table.....	304
25.2.2.4.5. Self-modifying code.....	304
25.2.2.4.6. Memory map switching.....	304
25.2.2.5. Memory endianness.....	304
25.2.2.5.1. Little-endian format.....	304
25.2.3. Exception model.....	305
25.2.3.1. Exception states.....	305
25.2.3.1.1. Inactive.....	305
25.2.3.1.2. Pending.....	305
25.2.3.1.3. Active.....	305
25.2.3.1.4. Active and pending.....	305
25.2.3.2. Exception types.....	305
25.2.3.2.1. Reset.....	305
25.2.3.2.2. NMI.....	305
25.2.3.2.3. HardFault.....	305
25.2.3.2.4. SVCcall.....	306
25.2.3.2.5. PendSV.....	306
25.2.3.2.6. SysTick.....	306
25.2.3.2.7. Interrupt (IRQ).....	306
25.2.3.3. Exception handlers.....	307
25.2.3.3.1. Interrupt Service Routines (ISRs).....	307
25.2.3.3.2. Fault handler.....	307
25.2.3.3.3. System handlers.....	307
25.2.3.4. Vector table.....	307
25.2.3.5. Exception priorities.....	308
25.2.3.6. Exception entry and return.....	309
25.2.3.6.1. Preemption.....	309
25.2.3.6.2. Return.....	309
25.2.3.6.3. Tail-chaining.....	309
25.2.3.6.4. Late-arriving.....	309
25.2.3.6.5. Exception entry.....	309
25.2.3.6.6. Exception return.....	310
25.2.4. Fault handling.....	311
25.2.4.1. Lockup.....	311
25.2.5. Power management.....	312
25.2.5.1. Entering sleep mode.....	312
25.2.5.1.1. Wait for interrupt.....	312
25.2.5.1.2. Wait for event.....	312
25.2.5.1.3. Sleep-on-exit.....	313
25.2.5.2. Wakeup from sleep mode.....	313

25.2.5.2.1. Wakeup from WFI or sleep-on-exit.....	313
25.2.5.2.2. Wakeup from WFE.....	313
25.2.5.3. The Wakeup Interrupt Controller.....	313
25.2.5.4. The external event input.....	313
25.2.5.5. Power management programming hints.....	314
25.3. The Cortex-M0 Instruction Set.....	314
25.3.1. Instruction set summary.....	314
25.3.2. Intrinsic Functions.....	316
25.3.3. About the Instruction Descriptions.....	317
25.3.3.1. Operands.....	317
25.3.3.2. Restrictions when using PC or SP.....	317
25.3.3.3. Shift Operations.....	317
25.3.3.3.1. ASR.....	318
25.3.3.3.2. LSR.....	318
25.3.3.3.3. LSL.....	319
25.3.3.3.4. ROR.....	319
25.3.3.4. Address alignment.....	320
25.3.3.5. PC-relative expressions.....	320
25.3.3.6. Conditional execution.....	320
25.3.3.6.1. The condition flags.....	321
25.3.3.6.2. Condition code suffixes.....	321
25.3.4. Memory access instructions.....	322
25.3.4.1. ADR.....	322
25.3.4.1.1. Syntax.....	322
25.3.4.1.2. Operation.....	323
25.3.4.1.3. Restrictions.....	323
25.3.4.1.4. Condition flags.....	323
25.3.4.1.5. Examples.....	323
25.3.4.2. LDR and STR, immediate offset.....	323
25.3.4.2.1. Syntax.....	323
25.3.4.2.2. Operation.....	324
25.3.4.2.3. Restrictions.....	324
25.3.4.2.4. Condition flags.....	324
25.3.4.2.5. Examples.....	324
25.3.4.3. LDR and STR, register offset.....	324
25.3.4.3.1. Syntax.....	324
25.3.4.3.2. Operation.....	325
25.3.4.3.3. Restrictions.....	325
25.3.4.3.4. Condition flags.....	325
25.3.4.3.5. Examples.....	325
25.3.4.4. LDR, PC-relative.....	325
25.3.4.4.1. Syntax.....	325
25.3.4.4.2. Operation.....	326
25.3.4.4.3. Restrictions.....	326
25.3.4.4.4. Condition flags.....	326
25.3.4.4.5. Examples.....	326
25.3.4.5. LDM and STM.....	326
25.3.4.5.1. Syntax.....	326
25.3.4.5.2. Operation.....	327
25.3.4.5.3. Restrictions.....	327
25.3.4.5.4. Condition flags.....	327
25.3.4.5.5. Examples.....	327
25.3.4.5.6. Incorrect examples.....	327
25.3.4.6. PUSH and POP.....	327

25.3.4.6.1. Syntax.....	328
25.3.4.6.2. Operation.....	328
25.3.4.6.3. Restrictions.....	328
25.3.4.6.4. Condition flags.....	328
25.3.4.6.5. Examples.....	328
25.3.5. General data processing instructions.....	328
25.3.5.1. ADC, ADD, RSB, SBC, and SUB.....	330
25.3.5.1.1. Syntax.....	330
25.3.5.1.2. Operation.....	330
25.3.5.1.3. Restrictions.....	331
25.3.5.1.4. Examples.....	331
25.3.5.2. AND, ORR, EOR, and BIC.....	332
25.3.5.2.1. Syntax.....	332
25.3.5.2.2. Operation.....	332
25.3.5.2.3. Restrictions.....	332
25.3.5.2.4. Condition flags.....	332
25.3.5.2.5. Examples.....	332
25.3.5.3. ASR, LSL, LSR, and ROR.....	333
25.3.5.3.1. Syntax.....	333
25.3.5.3.2. Operation.....	333
25.3.5.3.3. Restrictions.....	333
25.3.5.3.4. Condition flags.....	334
25.3.5.3.5. Examples.....	334
25.3.5.4. CMP and CMN.....	334
25.3.5.4.1. Syntax.....	334
25.3.5.4.2. Operation.....	334
25.3.5.4.3. Restrictions.....	334
25.3.5.4.4. Condition flags.....	335
25.3.5.4.5. Examples.....	335
25.3.5.5. MOV and MVN.....	335
25.3.5.5.1. Syntax.....	335
25.3.5.5.2. Operation.....	335
25.3.5.5.3. Restrictions.....	336
25.3.5.5.4. Condition flags.....	336
25.3.5.5.5. Example.....	336
25.3.5.6. MULS.....	336
25.3.5.6.1. Syntax.....	336
25.3.5.6.2. Operation.....	337
25.3.5.6.3. Restrictions.....	337
25.3.5.6.4. Condition flags.....	337
25.3.5.6.5. Examples.....	337
25.3.5.7. REV, REV16, and REVSH.....	337
25.3.5.7.1. Syntax.....	337
25.3.5.7.2. Operation.....	337
25.3.5.7.3. Restrictions.....	338
25.3.5.7.4. Condition flags.....	338
25.3.5.7.5. Examples.....	338
25.3.5.8. SXT and UXT.....	338
25.3.5.8.1. Syntax.....	338
25.3.5.8.2. Operation.....	338
25.3.5.8.3. Restrictions.....	339
25.3.5.8.4. Condition flags.....	339
25.3.5.8.5. Examples.....	339
25.3.5.9. TST.....	339

25.3.5.9.1. Syntax.....	339
25.3.5.9.2. Operation.....	339
25.3.5.9.3. Restrictions.....	340
25.3.5.9.4. Condition flags.....	340
25.3.5.9.5. Examples.....	340
25.3.6. Branch and control instructions.....	340
25.3.6.1. B, BL, BX, and BLX.....	340
25.3.6.1.1. Syntax.....	340
25.3.6.1.2. Operation.....	341
25.3.6.1.3. Restrictions.....	341
25.3.7. Miscellaneous instructions.....	342
25.3.7.1. BKPT.....	342
25.3.7.1.1. Syntax.....	342
25.3.7.1.2. Operation.....	342
25.3.7.1.3. Restrictions.....	343
25.3.7.1.4. Condition flags.....	343
25.3.7.1.5. Examples.....	343
25.3.7.2. CPS.....	343
25.3.7.2.1. Syntax.....	343
25.3.7.2.2. Operation.....	343
25.3.7.2.3. Restrictions.....	343
25.3.7.2.4. Condition flags.....	343
25.3.7.2.5. Examples.....	343
25.3.7.3. DMB.....	344
25.3.7.3.1. Syntax.....	344
25.3.7.3.2. Operation.....	344
25.3.7.3.3. Restrictions.....	344
25.3.7.3.4. Condition flags.....	344
25.3.7.3.5. Examples.....	344
25.3.7.4. DSB.....	344
25.3.7.4.1. Syntax.....	344
25.3.7.4.2. Operation.....	344
25.3.7.4.3. Restrictions.....	345
25.3.7.4.4. Condition flags.....	345
25.3.7.4.5. Examples.....	345
25.3.7.5. ISB.....	345
25.3.7.5.1. Syntax.....	345
25.3.7.5.2. Operation.....	345
25.3.7.5.3. Restrictions.....	345
25.3.7.5.4. Condition flags.....	345
25.3.7.5.5. Examples.....	345
25.3.7.6. MRS.....	345
25.3.7.6.1. Syntax.....	346
25.3.7.6.2. Operation.....	346
25.3.7.6.3. Restrictions.....	346
25.3.7.6.4. Condition flags.....	346
25.3.7.6.5. Examples.....	346
25.3.7.7. MSR.....	346
25.3.7.7.1. Syntax.....	346
25.3.7.7.2. Operation.....	347
25.3.7.7.3. Restrictions.....	347
25.3.7.7.4. Condition flags.....	347
25.3.7.7.5. Examples.....	347
25.3.7.8. NOP.....	347

25.3.7.8.1. Syntax.....	347
25.3.7.8.2. Operation.....	347
25.3.7.8.3. Restrictions.....	347
25.3.7.8.4. Condition flags.....	347
25.3.7.8.5. Examples.....	347
25.3.7.9. SEV.....	348
25.3.7.9.1. Syntax.....	348
25.3.7.9.2. Operation.....	348
25.3.7.9.3. Restrictions.....	348
25.3.7.9.4. Condition flags.....	348
25.3.7.9.5. Examples.....	348
25.3.7.10. SVC.....	348
25.3.7.10.1. Syntax.....	348
25.3.7.10.2. Operation.....	348
25.3.7.10.3. Restrictions.....	349
25.3.7.10.4. Condition flags.....	349
25.3.7.10.5. Examples.....	349
25.3.7.11. WFE.....	349
25.3.7.11.1. Syntax.....	349
25.3.7.11.2. Operation.....	349
25.3.7.11.3. Restrictions.....	349
25.3.7.11.4. Condition flags.....	350
25.3.7.11.5. Examples.....	350
25.3.7.12. WFI.....	350
25.3.7.12.1. Syntax.....	350
25.3.7.12.2. Operation.....	350
25.3.7.12.3. Restrictions.....	350
25.3.7.12.4. Condition flags.....	350
25.3.7.12.5. Examples.....	350
25.4. Cortex-M0 Peripherals.....	351
25.4.1. About the Cortex-M0 peripherals.....	351
25.4.2. Nested Vectored Interrupt Controller.....	351
25.4.2.1. Accessing the Cortex-M0 NVIC registers using CMSIS.....	352
25.4.2.2. Interrupt Set-enable Register.....	352
25.4.2.3. Interrupt Clear-enable Register.....	353
25.4.2.4. Interrupt Set-pending Register.....	353
25.4.2.5. Interrupt Clear-pending Register.....	354
25.4.2.6. Interrupt Priority Registers.....	354
25.4.2.7. Level-sensitive and pulse interrupts.....	355
25.4.2.7.1. Hardware and software control of interrupts.....	356
25.4.2.8. NVIC usage hints and tips.....	356
25.4.2.8.1. NVIC programming hints.....	356
25.4.3. System Control Block.....	357
25.4.3.1. The CMSIS mapping of the Cortex-M0 SCB registers.....	357
25.4.3.2. CPUID Register.....	357
25.4.3.3. Interrupt Control and State Register.....	358
25.4.3.4. Application Interrupt and Reset Control Register.....	360
25.4.3.5. System Control Register.....	361
25.4.3.6. Configuration and Control Register.....	362
25.4.3.7. System Handler Priority Registers.....	362
25.4.3.7.1. System Handler Priority Register 2.....	363
25.4.3.7.2. System Handler Priority Register 3.....	363
25.4.3.8. SCB usage hints and tips.....	364
25.4.4. System timer, SysTick.....	364

25.4.4.1. SysTick Control and Status Register.....	364
25.4.4.2. SysTick Reload Value Register.....	365
25.4.4.2.1. Calculating the RELOAD value.....	365
25.4.4.3. SysTick Current Value Register.....	365
25.4.4.4. SysTick Calibration Value Register.....	366
25.4.4.5. SysTick usage hints and tips.....	366
26. Legal Information.....	368

LIST OF TABLES

Table 2-1. Embedded FLASH Register Map.....	35
Table 2-2. ROM Register Map.....	36
Table 2-3. System Clock Control Register Map.....	37
Table 2-4. FLASH Memory Controller Register Map.....	38
Table 2-5. Watchdog Timer Register Map.....	38
Table 2-6. General Purpose Timer Register Map.....	38
Table 2-7. GPIO Port A Register Map.....	38
Table 2-8. GPIO Port B Register Map.....	39
Table 2-9. GPIO Port AB Register Map.....	40
Table 2-10. GPIO Port C Register Map.....	40
Table 2-11. GPIO Port D Register Map.....	40
Table 2-12. GPIO Port CD Register Map.....	41
Table 2-13. GPIO Port E Register Map.....	41
Table 2-14. Timer A Register Map.....	42
Table 2-15. Timer B Register Map.....	43
Table 2-16. Timer C Register Map.....	43
Table 2-17. Timer D Register Map.....	44
Table 2-18. EMUX Register Map.....	44
Table 2-19. ADC Register Map.....	44
Table 2-20. ADC Auto-Sampling Sequencer 0 Register Map.....	44
Table 2-21. ADC Auto-Sampling Sequencer 1 Register Map.....	45
Table 2-22. I2C Register Map.....	45
Table 2-23. UART Register Map.....	46
Table 2-24. SOC Bus Bridge Register Map.....	46
Table 2-25. SPI Register Map.....	46
Table 2-26. Multi-Mode Power Manager Register Map.....	47
Table 3-1. Information Block Register Map.....	48
Table 4-1. System Clock Control Register Map.....	50
Table 5-1. Watchdog Timer Register Map.....	55
Table 6-1. General Purpose Timer Register Map.....	59
Table 7-1. GPIO Port A Register Map.....	62
Table 8-1. GPIO Port B Register Map.....	72
Table 9-1. GPIO Port C Register Map.....	79
Table 10-1. GPIO Port D Register Map.....	87
Table 11-1. GPIO Port E Register Map.....	97
Table 12-1. Timer A Register Map.....	107
Table 12-2. Timer A Signal to Pin Mapping.....	123
Table 13-1. Timer B Register Map.....	124
Table 13-2. Timer B Signal to Pin Mapping.....	135
Table 14-1. Timer C Register Map.....	136
Table 14-2. Timer C Signal to Pin Mapping.....	146
Table 15-1. Timer D Register Map.....	147
Table 15-2. Timer D Signal to Pin Mapping.....	156
Table 16-1. FLASH Memory Controller Register Map.....	157
Table 17-1. Register Map – EMUX.....	164
Table 17-2. Register Map – ADC.....	164
Table 17-3. Register Map – ADC Auto Sequencer 0.....	164
Table 17-4. Register Map – ADC Auto Sequencer 1.....	164
Table 18-1. I2C Register Map.....	187
Table 19-1. UART Register Map.....	196
Table 20-1. SOC Bus Bridge Register Map.....	205

Table 21-1. SPI Register Map.....	211
Table 22-1. Multi-Mode Power Manager Register Map.....	222
Table 23-1. Configurable Analog Front End Register Map.....	227
Table 24-1. Application Specific Power Driver Register Map.....	273
Table 25-1. Summary of processor mode and stack use options.....	293
Table 25-2. Core register set summary.....	294
Table 25-3. Core register set summary.....	295
Table 25-4. APSR bit assignments.....	296
Table 25-5. IPSR bit assignments.....	296
Table 25-6. EPSR bit assignments.....	297
Table 25-7. PRIMASK register bit assignments.....	298
Table 25-8. CONTROL register bit assignments.....	298
Table 25-9. Memory Access Behavior.....	302
Table 25-10. Properties of the different exception types.....	306
Table 25-11. Execution return behavior.....	311
Table 25-12. Cortex-M0 instructions.....	314
Table 25-13. CMSIS intrinsic functions to generate some Cortex-M0 instructions.....	316
Table 25-14. CMSIS intrinsic functions to access special registers.....	317
Table 25-15. Condition code suffixes.....	321
Table 25-16. Memory access instructions.....	322
Table 25-17. Data processing instructions.....	329
Table 25-18. ADC, ADD, RSB, SBC, and SUB operand restrictions.....	331
Table 25-19. Branch and Control instructions.....	340
Table 25-20. Branch ranges.....	341
Table 25-21. Miscellaneous instructions.....	342
Table 25-22. Core peripheral register regions.....	351
Table 25-23. NVIC register summary.....	351
Table 25-24. CMSIS access NVIC functions.....	352
Table 25-25. ISER bit assignments.....	352
Table 25-26. ICER bit assignments.....	353
Table 25-27. ISPR bit assignments.....	353
Table 25-28. ICPR bit assignments.....	354
Table 25-29. IPR bit assignments.....	355
Table 25-30. CMSIS access NVIC functions.....	357
Table 25-31. Summary of the SCB register.....	357
Table 25-32. CPUID register bit assignments.....	358
Table 25-33. ICSR register bit assignments.....	359
Table 25-34. AIRCR register bit assignments.....	360
Table 25-35. SCR register bit assignments.....	361
Table 25-36. CCR register bit assignments.....	362
Table 25-37. System fault handler priority fields.....	363
Table 25-38. SHPR2 register bit assignments.....	363
Table 25-39. SHPR3 register bit assignments.....	363
Table 25-40. System timer register summary.....	364
Table 25-41. SYST_CSR register bit assignments.....	364
Table 25-42. SYST_RVR register bit assignments.....	365
Table 25-43. SYST_CVR register bit assignments.....	366
Table 25-44. SYST_CALIB register bit assignments.....	366

LIST OF REGISTERS

Register 3-1. ROOSC11 (ROOSC11 Frequency Value, 0x0010 0010).....	48
Register 3-2. ADCGAIN (ADC Gain Value, 0x0010 0020).....	48
Register 3-3. ADCOFF (ADC Offset, 0x0010 0024).....	48
Register 3-4. FTTEMP (FT Temp value, 0x0010 0028).....	48
Register 3-5. TEMPS (Temperature Sensor reading, 0x0010 002A).....	49
Register 3-6. CLKREF (CLKREF Frequency Value, 0x0010 002C).....	49
Register 3-7. PACIDR (PAC part number and revision, 0x0010 0044).....	49
Register 4-1. CCSCTL (System Clock Control, 0x4000 0000).....	50
Register 4-2. PLLCTL (PLL Control, 0x4000 0004).....	51
Register 4-3. OSCCTL (Ring Oscillator Control, 0x4000 0008).....	51
Register 4-4. XTALCTL (Crystal Driver Control, 0x4000 000C).....	51
Table 4-5. PLL output frequency settings using 4MHz ROOSC as input.....	53
Register 5-1. WDTCTL (Watchdog Timer Control, 0x4003 0000).....	55
Register 5-2. WDTCDV (Watchdog Timer Count-Down Value, 0x4003 0004).....	56
Register 5-3. WDTCTR (Watchdog Timer Counter, 0x4003 0008).....	56
Register 6-1. RTCCTL (Real Time Clock Control, 0x4004 0000).....	59
Register 6-2. RTCCDV (Real Time Clock Count-Down Value, 0x4004 0004).....	60
Register 6-3. RTCCTR (Real Time Clock Counter, 0x4004 0008).....	60
Register 7-1. GPIOAOUT (GPIO Port A Output, 0x4007 0000).....	62
Register 7-2. GPIOAOUTEN (GPIO Port A Output Enable, 0x4007 0004).....	63
Register 7-3. GPIOADS (GPIO Port A Output Drive Strength, 0x4007 0008).....	63
Register 7-4. GPIOAPU (GPIO Port A Weak Pull Up, 0x4007 000C).....	64
Register 7-5. GPIOAPD (GPIO Port A Weak Pull Down, 0x4007 0010).....	65
Register 7-6. GPIOAIN (GPIO Port A Input, 0x4007 0014).....	65
Register 7-7. GPIOAPSEL (GPIO Port A Peripheral Select, 0x4007 001C).....	66
Register 7-8. GPIOAINTP (GPIO Port A Interrupt Polarity, 0x4007 0020).....	67
Register 7-9. GPIOAINTE (GPIO Port A Interrupt Enable, 0x4007 0024).....	67
Register 7-10. GPIOAINTF (GPIO Port A Interrupt Flag, 0x4007 0028).....	68
Register 7-11. GPIOAINTM (GPIO Port A Interrupt Mask, 0x4007 002C).....	68
Register 8-1. GPIOBOUT (GPIO Port B Output, 0x4007 0040).....	72
Register 8-2. GPIOBOUTEN (GPIO Port B Output Enable, 0x4007 0044).....	72
Register 8-3. GPIOBDS (GPIO Port B Output Drive Strength, 0x4007 0048).....	73
Register 8-4. GPIOBPU (GPIO Port B Weak Pull Up, 0x4007 004C).....	73
Register 8-5. GPIOBPD (GPIO Port B Weak Pull Down, 0x4007 0050).....	73
Register 8-6. GPIOBIN (GPIO Port B Input, 0x4007 0054).....	74
Register 8-7. GPIOBPSEL (GPIO Port B Peripheral Select, 0x4007 005C).....	74
Register 8-8. GPGPIOIOBINTP (GPIO Port B Interrupt Polarity, 0x4007 0060).....	75
Register 8-9. GPIOBINTE (GPIO Port B Interrupt Enable, 0x4007 0064).....	75
Register 8-10. GPIOBINTF (GPIO Port B Interrupt Flag, 0x4007 0068).....	76
Register 8-11. GPIOBINTM (GPIO Port B Interrupt Mask, 0x4007 006C).....	76
Register 9-1. GPIOCOUT (GPIO Port C Output, 0x4008 0000).....	79
Register 9-2. GPIOCOUTEN (GPIO Port C Output Enable, 0x4008 0004).....	80
Register 9-3. GPIOCIN (GPIO Port C Input, 0x4008 0018).....	80
Register 9-4. GPIOCINE (GPIO Port C Input Enable, 0x4008 0014).....	81
Register 9-5. GPIOCINTP (GPIO Port C Interrupt Polarity, 0x4008 0020).....	81
Register 9-6. GPIOCINTE (GPIO Port C Interrupt Enable, 0x4008 0024).....	82
Register 9-7. GPIOCINTF (GPIO Port C Interrupt, 0x4008 0028).....	83
Register 9-8. GPIOCINTM (GPIO Port C Interrupt Mask, 0x4008 002C).....	83
Register 10-1. GPIODO (GPIO Port D Output, 0x4008 0040).....	87
Register 10-2. GPIODOUTEN (GPIO Port D Output Enable, 0x4008 0044).....	88
Register 10-3. GPIODDS (GPIO Port D Output Drive Strength, 0x4008 0048).....	88