



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

PAC5532 Data Sheet

Power Application Controller®

Multi-Mode Power Manager™
Configurable Analog Front End™
Application Specific Power Drivers™
ARM® Cortex®-M4F Controller Core



TABLE OF CONTENTS

| | | |
|-------|---|----|
| 1 | GENERAL DESCRIPTION | 8 |
| 2 | PAC FAMILY APPLICATIONS..... | 9 |
| 3 | PRODUCT SELECTION SUMMARY..... | 10 |
| 4 | ORDERING INFORMATION..... | 10 |
| 5 | FEATURES | 11 |
| 5.1 | Feature Overview..... | 11 |
| 6 | ABSOLUTE MAXIMUM RATINGS..... | 13 |
| 7 | ARCHITECTURAL BLOCK DIAGRAM..... | 14 |
| 8 | PIN CONFIGURATION | 15 |
| 8.1 | PAC5532QX..... | 15 |
| 9 | PIN DESCRIPTION..... | 16 |
| 9.1 | Power and Ground Pin Description..... | 16 |
| 9.2 | Signal Manager Pin Description..... | 17 |
| 9.3 | Driver Manager Pin Description | 18 |
| 9.4 | I/O Ports Pin Description | 19 |
| 10 | CONFIGURABLE POWER MANAGER (CPM) | 20 |
| 10.1 | Features | 20 |
| 10.2 | Functional Description..... | 21 |
| 10.3 | High-Voltage Supply Controller (HV-BUCK) | 21 |
| 10.4 | Medium-Voltage Buck Regulator (MV-BUCK) | 22 |
| 10.5 | Linear Regulators | 22 |
| 10.6 | Power-up Sequence..... | 23 |
| 10.7 | Hibernate Mode..... | 23 |
| 10.8 | Power and Temperature Monitor | 24 |
| 10.9 | Voltage Reference | 24 |
| 10.10 | Electrical Characteristics | 25 |
| 10.11 | Typical Performance Characteristics | 28 |
| 11 | CONFIGURABLE ANALOG FRONT END (CAFE)..... | 30 |
| 11.1 | Features | 30 |
| 11.2 | Block Diagram..... | 31 |
| 11.3 | Functional Description..... | 32 |
| 11.4 | Differential Programmable Gain Amplifier (DA) | 32 |

| | | |
|--------|--|----|
| 11.5 | Single-Ended Programmable Gain Amplifier (AMP) | 32 |
| 11.6 | General Purpose Comparator (CMP) | 32 |
| 11.7 | Phase Comparator (PHC) | 32 |
| 11.8 | Protection Comparator (PCMP) | 33 |
| 11.9 | Analog Output Buffer (BUF) | 33 |
| 11.10 | Analog Front End I/O (AIO)..... | 33 |
| 11.11 | Push Button (PBTN)..... | 33 |
| 11.12 | HP DAC and LP DAC..... | 33 |
| 11.13 | ADC Pre-Multiplexer..... | 34 |
| 11.14 | Configurable Analog Signal Matrix (CASM) | 34 |
| 11.15 | Configurable Digital Signal Matrix (CDSM) | 34 |
| 11.16 | Cycle-by-cycle Current Limit | 34 |
| 11.17 | Temperature Protection | 34 |
| 11.18 | Electrical Characteristics | 35 |
| 12 | APPLICATION SPECIFIC POWER DRIVERS (ASPD)..... | 40 |
| 12.1 | Features | 40 |
| 12.2 | Block Diagram | 40 |
| 12.3 | Functional Description..... | 40 |
| 12.4 | Low-Side Gate Driver..... | 41 |
| 12.5 | High-Side Gate Driver | 41 |
| 12.6 | Power Drivers Control | 42 |
| 12.7 | Gate Driver Fault Protection..... | 42 |
| 12.8 | Electrical Characteristics | 43 |
| 13 | SOC CONTROL SIGNALS | 44 |
| 13.1 | High-side and Low-Side Gate Drivers..... | 44 |
| 13.2 | SPI SOC Bus..... | 46 |
| 13.3 | ADC EMUX | 46 |
| 13.4 | Analog Interrupts | 47 |
| 14 | ADC/DTSE | 48 |
| 14.1 | ADC Block Diagram | 48 |
| 14.2 | Functional Description..... | 48 |
| 14.2.1 | ADC | 48 |
| 14.2.2 | Dynamic Triggering and Sample Engine | 48 |
| 14.2.3 | EMUX Control | 49 |
| 14.3 | Electrical Characteristics | 50 |

| | | |
|--------|---|----|
| 15 | MEMORY SYSTEM | 51 |
| 15.1 | Features | 51 |
| 15.2 | Memory System Block Diagram..... | 51 |
| 15.3 | Functional Description..... | 52 |
| 15.4 | Program FLASH..... | 52 |
| 15.5 | INFO FLASH | 52 |
| 15.6 | SRAM | 52 |
| 15.7 | Code Protection | 52 |
| 15.8 | Electrical Characteristics..... | 54 |
| 16 | SYSTEM AND CLOCK CONTROL..... | 55 |
| 16.1 | Features | 55 |
| 16.2 | Block Diagram..... | 55 |
| 16.3 | Clock Sources | 56 |
| 16.3.1 | Ring Oscillator | 56 |
| 16.3.2 | Reference Clock..... | 56 |
| 16.3.3 | External Clock Input | 56 |
| 16.4 | PLL | 56 |
| 16.5 | Clock Tree | 56 |
| 16.5.1 | FRCLK..... | 56 |
| 16.5.2 | SCLK | 57 |
| 16.5.3 | PCLK..... | 57 |
| 16.5.4 | ACLK | 57 |
| 16.5.5 | HCLK..... | 57 |
| 16.6 | Electrical Characteristics | 58 |
| 17 | ARM CORTEX-M4F MCU CORE | 59 |
| 17.1 | Features | 59 |
| 17.2 | Block Diagram | 59 |
| 17.3 | Functional Description..... | 60 |
| 17.4 | Application Typical Current Consumption | 61 |
| 17.5 | Electrical Characteristics | 62 |
| 18 | IO CONTROLLER | 63 |
| 18.1 | Features | 63 |
| 18.2 | Block Diagram | 63 |
| 18.3 | Functional Description..... | 64 |
| 18.4 | Peripheral MUX | 65 |

| | | |
|--------|--|----|
| 18.5 | Electrical Characteristics | 66 |
| 19 | SERIAL INTERFACE | 67 |
| 19.1 | Block Diagram | 67 |
| 19.2 | Functional Description..... | 67 |
| 19.3 | I ² C Controller | 68 |
| 19.4 | USART | 68 |
| 19.4.1 | USART SPI Mode | 68 |
| 19.4.2 | USART UART Mode | 68 |
| 19.5 | CAN..... | 69 |
| 19.6 | Dynamic Characteristics | 70 |
| 20 | PWM TIMERS..... | 72 |
| 20.1 | Block Diagram | 72 |
| 20.2 | Timer Features | 72 |
| 20.2.1 | CCR/PWM Timer..... | 73 |
| 20.2.2 | Dead-time Generators (DTG)..... | 73 |
| 20.2.3 | QEP Decoder | 73 |
| 21 | GENERAL PURPOSE TIMERS..... | 75 |
| 21.1 | Block Diagram | 75 |
| 21.2 | Functional Description..... | 75 |
| 21.2.1 | SOC Bus Watchdog Timer..... | 75 |
| 21.2.2 | Wake-up Timer..... | 76 |
| 21.2.3 | Real-time Clock with Calendar (RTC) | 76 |
| 21.2.4 | Windowed Watchdog Timer (WWDT) | 76 |
| 21.2.5 | GP Timer (GPT) | 76 |
| 22 | CRC..... | 77 |
| 22.1 | Block Diagram | 77 |
| 22.2 | Functional Description..... | 77 |
| 23 | THERMAL CHARACTERISTICS..... | 78 |
| 24 | APPLICATION EXAMPLES | 79 |
| 25 | PACKAGE OUTLINE AND DIMENSIONS..... | 80 |
| 25.1 | 51L SLP Package Outline and Dimensions | 80 |
| 26 | LEGAL INFORMATION | 81 |

LIST OF FIGURES

| | |
|---|----|
| Figure 1-1. PAC5532 Power Application Controller..... | 8 |
| Figure 2-1. Simplified Application Diagram..... | 9 |
| Figure 7-1 Architectural Block Diagram | 14 |
| Figure 8-1 PAC5532QX Pin Diagram | 15 |
| Figure 10-1 CPM Block Diagram | 20 |
| Figure 10-2 HV-BUCK Example | 21 |
| Figure 10-3 MV-BUCK Switching Regulator Example..... | 22 |
| Figure 10-4 Linear Regulators Example | 22 |
| Figure 10-5 Power-Up Sequence | 23 |
| Figure 10-6 VDDIO LDO Voltage vs. Current..... | 28 |
| Figure 10-7 VCC33 LDO Voltage vs. Current..... | 28 |
| Figure 10-8 VCORE LDO Voltage vs. Current..... | 29 |
| Figure 11-1 Configurable Analog Front End | 31 |
| Figure 12-1 Application Specific Power Drivers..... | 40 |
| Figure 12-2 Typical Gate Driver Connections | 40 |
| Figure 13-1 SOC Signals for Gate Drivers..... | 44 |
| Figure 14-1 ADC with DTSE | 48 |
| Figure 15-1 Memory System..... | 51 |
| Figure 16-1 Clock Control System | 55 |
| Figure 17-1 ARM Cortex-M4F Microcontroller Core | 59 |
| Figure 18-1 IO Controller Block Diagram | 63 |
| Figure 19-1 Serial Interface Block Diagram | 67 |
| Figure 19-2 I ² C Timing Diagram | 71 |
| Figure 20-1 PWM Timers Block Diagram | 72 |
| Figure 21-1 SOC Bus Watchdog and Wake-up Timer..... | 75 |
| Figure 21-2 General Purpose Timers | 75 |
| Figure 22-1 CRC Block Diagram | 77 |
| Figure 24-1 3-Phase Motor Using PAC5532 (Simplified Diagram)..... | 79 |

LIST OF TABLES

| | |
|--|----|
| Table 3-1 Product Selection Summary | 10 |
| Table 4-1 Ordering Information..... | 10 |
| Table 6-1 Absolute Maximum Ratings | 13 |
| Table 9-1 Power and Ground Pin Description | 16 |
| Table 9-2 Signal Manager Pin Description | 17 |
| Table 9-3 Driver Manager Pin Description..... | 18 |
| Table 9-4 I/O Ports Pin Description | 19 |
| Table 10-1 High-Voltage Buck Controller Electrical Characteristics | 25 |
| Table 10-2 Medium-Voltage Buck Controller Electrical Characteristics | 26 |
| Table 10-3 Linear Regulators Electrical Characteristics | 27 |
| Table 11-1 Differential Programmable Gain Amplifier (DA) Electrical Characteristics (AIO<5:0>) | 35 |
| Table 11-2 Single-Ended Programmable Gain Amplifier (AMP) Electrical Characteristics (AIO<9:6>) | 36 |
| Table 11-3 General Purpose Comparator (CMP) Electrical Characteristics (AIO<9:6>) | 36 |
| Table 11-4 Phase Comparator (PHC) Electrical Characteristics (AIO<9:6>) | 37 |
| Table 11-5 Special Mode Electrical Characteristics (AIO<9:7>)..... | 37 |
| Table 11-6 Special Mode Electrical Characteristics (AIO6)..... | 37 |
| Table 11-7 Analog Front End (AIO) Electrical Characteristics (AIO<9:0>)..... | 38 |
| Table 11-8 Push Button (PBTN) Electrical Characteristics (AIO6) | 38 |
| Table 11-9 HP DAC and LP DAC Electrical Characteristics..... | 38 |
| Table 11-10 Temperature Protection | 39 |
| Table 12-1 Power Driver Resources by Part Numbers..... | 41 |
| Table 12-2 Power Driver Propagation Delay | 42 |
| Table 12-3 Gate Driver Electrical Characteristics | 43 |
| Table 13-1 PWM to ASPD Gate Driver Options (DTG Enabled) | 45 |
| Table 13-2 PWM to ASPD Gate Driver Options (DTG Disabled) | 45 |
| Table 13-3 SPI SOC Bus Connections | 46 |
| Table 13-4 SPI SOC Bus Connections | 47 |
| Table 13-5 Analog Interrupts | 47 |
| Table 14-1 ADC and DTSE Electrical Characteristics | 50 |
| Table 15-1 Code Protection Level Description | 52 |
| Table 15-2 Memory System Electrical Characteristics | 54 |
| Table 16-1 CCS Electrical Characteristics | 58 |
| Table 17-1 PAC55XX Application Typical Current Consumption | 61 |
| Table 17-2 MCU and Clock Control System Electrical Characteristics | 62 |
| Table 18-1 PAC5532 Peripheral Pin MUX..... | 65 |
| Table 18-2 IO Controller Electrical Characteristics | 66 |
| Table 19-1 Serial Interface Dynamic Characteristics | 70 |
| Table 19-2 I ² C Dynamic Characteristics | 70 |
| Table 23-1 Thermal Characteristics | 78 |


1 GENERAL DESCRIPTION

The PAC5532 is a Power Application Controller® (PAC) product that is optimized for high-speed BLDC motor control. The PAC5532 integrates a 150MHz ARM® Cortex®-M4F 32-bit microcontroller core with Active-Semi's proprietary highly-configurable Power manager, Active-Semi's proprietary and patent-pending Configurable Analog Front-End™ and Application Specific Power Drivers™ to form the most compact microcontroller-based power and motor control solution available.

The PAC5532 features 128kB of embedded FLASH, 32kB of SRAM memory, a 2.5MSPS analog-to-digital converter (ADC) with programmable auto-sampling of up to 24 conversion sequences, 3.3V IO, flexible clock control system, PWM and general-purpose timers and several serial communications interfaces.

The Configurable Power Manager (CPM) provides “all-in-one” efficient power management solution for multiple types of power sources. It features a configurable high-voltage switching supply controller capable of operating a buck converter, a configurable medium-voltage switching regulator, and four linear regulated voltage supplies. The Application Specific Power Drivers (ASPD) are 180V power drivers designed for half bridge, H-bridge, 3-phase, and general purpose driving. The Configurable Analog Front End (CAFE) comprises differential programmable gain amplifiers, single-ended programmable gain amplifiers, comparators, digital-to-analog converters, and I/Os for programmable and inter-connectible signal sampling, feedback amplification, and sensor monitoring of multiple analog input signals.

Figure 1-1. PAC5532 Power Application Controller



The PAC5532 is available in a 51-pin, 8x8mm TQFN package.


2 PAC FAMILY APPLICATIONS

The PAC5532 is ideal for battery powered applications between 48V and 120V.

Target applications for this device include:

- Power Tools
- Garden Tools
- Motor Controllers
- Drone/RC
- E-Bike
- E-Vehicle
- Ped-Electric Bikes
- Light HEV

Figure 2-1. Simplified Application Diagram



3 PRODUCT SELECTION SUMMARY

Table 3-1 Product Selection Summary

| PART NUMBER | PIN PKG | POWER MANAGER | | CONFIGURABLE ANALOG FRONT END | | | | | APPLICATION SPECIFIC POWER DRIVERS | | | MICROCONTROLLER | | | | PRIMARY APPLICATION | |
|-------------|-------------------|---------------|-------|-------------------------------|-----|------------|-----|-------------|------------------------------------|------------------------------------|------------------|-----------------|------------|-----------|------|---|---|
| | | INPUT VOLTAGE | DC/DC | DIFF-PGA | PGA | COMPARATOR | DAC | ADC CHANNEL | VBST/VSRC | POWER DRIVER | PWM CHANNEL | SPEED (MHz) | FLASH (kB) | SRAM (kB) | GPIO | COMM | |
| PAC5532 | 51L 8x8 QFN | 25V- 160V | Y | 3 | 4 | 10 | 2 | 13 | 160V | 3 LS (2A) 3 HS (2A) | 6@VP 16@VCCIO | 150 | 128 | 32 | 29 | UART SPI I2C CAN SWD JTAG ETM | 3 half-bridge 3 phase control BEMF Trapezoidal or FOC |

Notes: DIFF-PGA = differential programmable gain amplifier; HS = high-side, LS = low-side, PGA = programmable gain amplifier, VSRC = Bootstrap Voltage Source

4 ORDERING INFORMATION

Table 4-1 Ordering Information

| PART NUMBER | TEMPERATURE RANGE | PACKAGE | PINS | PACKING |
|-------------|-------------------|-------------|------------------|---------|
| PAC5532QX | -40°C to 125°C | 51L 8x8 QFN | 51 + Exposed Pad | Tray |

5 FEATURES

5.1 Feature Overview

- **Configurable Power Manager**
 - High-voltage buck switching supply controller
 - Input Voltage: 25V – 160V
 - Configurable Output Voltage: 12V or 15V
 - 5V medium-voltage switching supply regulator
 - 4 Linear regulators with power and hibernate management
 - Power and temperature monitor, warning, fault detection
- **Proprietary Configurable Analog Front-End**
 - 10 Analog Front-End IO pins
 - 3 Differential Programmable Gain Amplifiers
 - 4 Single-ended Programmable Gain Amplifiers
 - Programmable Over-Current Protection
 - 10 Comparators
 - 2 10-bit DACs
- **Proprietary Application Specific Power Drivers**
 - 3 180V high-side gate drivers with 2A gate driving capability
 - 3 low-side gate drivers with 2A gate driving capability
 - Configurable propagation delay and fault protection
- **3.3V I/Os**
- **150MHz ARM Cortex-M4F 32-bit Microcontroller Core**
 - Single-cycle 32-bit x 32-bit hardware multiplier
 - 32-bit hardware divider
 - DSP Instructions and Saturation Arithmetic Support
 - Integrated sleep and deep sleep modes
 - Single-precision Floating Point Unit (FPU)
 - 8-region Memory Protection Unit (MPU)
 - Nested Vectored Interrupt Controller (NVIC) with 32 Interrupts with 8 levels of priority
 - 24-Bit SysTick Timer
 - Wake-up Interrupt Controller (WIC) allowing power-saving sleep modes
 - Clock-gating allowing low-power operation
 - Embedded Trace Macrocell (ETM) for in-system debugging at real-time without breakpoints
- **Memory**
 - 128kB FLASH
 - 32kB SRAM with ECC
 - 2 x 1kB INFO FLASH area for manufacturing information
 - 1 x 1kB INFO FLASH area for user parameter storage and application configuration or code
 - Code Protection
- **Analog to Digital Converter (ADC)**
 - 12-bit resolution
 - 2.5MSPS
 - Programmable Dynamic Triggering and Sampling Engine (DTSE)
- **I/O**
 - 16 general-purpose I/Os with tri-state, pull-up, pull-down and dedicated I/O supply
 - 7 I/Os can be configured as ADC input or digital I/O

- Configurable weak pull-up and pull-down
- Configurable drive strength (6mA to 25mA minimum)
- Dedicated Integrated IO power supply (3.3V)
- Flexible peripheral MUX allowing each IO pin to be configured with one of up to 8 peripheral functions
- Flexible Interrupt Controller
- **Flexible Clock Control System (CCS)**
 - 300MHz PLL from internal 1.25% oscillator
 - 20MHz Ring Oscillator
 - 20MHz External Clock Input
- **Timing Generators**
 - Four 16-bit timers with up to 32 PWM/CC blocks
 - 16 Programmable Hardware Dead-time generators
 - Up to 300MHz input clock for high-resolution PWM
 - 16-bit Windowed Watchdog Timer (WWDT)
 - 24-bit Real-time Clock (RTC) with Calendar and Alarm Functions
 - 24-bit SysTick Timer
 - 2 x 24-bit General-purpose count-down timers with interrupt
 - Wake-up timer for sleep modes from 0.125s to 8s
- **Communication Peripherals**
 - 2 x USART
 - SPI or UART modes
 - SPI Master/Slave, up to 25MHz
 - UART, up to 1Mbps
 - I2C Master/Slave
 - CAN 2.0A/B Controller
 - Single Wire Debugger (SWD)
 - JTAG
 - Embedded Trace Macrocell (ETM)
- **4-Level User-Configurable Code Protection**
- **96-bit Unique ID**
- **CRC Engine**
 - Offloads software for communications and safety protocol through hardware acceleration
 - Configurable Polynomial (CRC-16 or CRC-8)
 - Configurable Input Data Width, Input and Output Reflection
 - Programmable Seed Value

6 ABSOLUTE MAXIMUM RATINGS

The table below shows the absolute maximum ratings for this device.

To prevent damage to the device, do not exceed these limits. Exposure to the absolute maximum rating conditions for long periods of time may affect device reliability.


The device is not guaranteed to function properly outside of the operating conditions.

Table 6-1 Absolute Maximum Ratings

| PARAMETER | VALUE | UNIT | |
|---|-----------------------------|------------------|----|
| VM to VSS | -0.3 to 160 | V | |
| BST to VSS | -0.3 to 180 | V | |
| BST to SRC | -0.3 to 20 | V | |
| SRC to VSS | -10 to VM + 15 | V | |
| DRM to SRC | -0.3 to 20 | V | |
| VP to VSS | -0.3 to 20 | V | |
| SW to VSS | -0.3 to $V_P + 0.3$ | V | |
| CSM to VP | -0.3 to 0.3 | V | |
| VSYS, AIO6 to VSS | -0.3 to 6 | V | |
| AIO<9:7>, AIO<5:0> to VSS | -0.3 to $V_{SYS} + 0.3$ | V | |
| PC<x>, PE<x>, PF<x> to VSS | -0.3 to $V_{CCIO} + 0.3$ | V | |
| VCC33, VCCIO to VSS | -0.3 to 4.1 | V | |
| VCORE to VSS | -0.3 to 1.44 | V | |
| DRL0, DRL1, DRL2 to VSS | -0.3 to $V_P + 0.3$ | V | |
| DRB3, DRB4, DRB5 to VSS | -0.3 to 180 | V | |
| DRS3, DRS4, DRS5 to VSS | -10 to VM + 15 | V | |
| DRB3 to DRS3, DRB4 to DRS4, DRB5 to DRS5 | -0.3 to 20 | V | |
| DRH3 to DRS3, DRH4 to DRS4, DRH5 to DRS5 | -0.3 to $V_{DRBx} + 0.3$ | V | |
| VSS RMS Current | 0.2 | A _{RMS} | |
| Operating ambient temperature range (T _A) | -40 to 125 | °C | |
| Electrostatic Discharge (ESD) | Human body model (JEDEC) | 2 | kV |
| | Charge device model (JEDEC) | 1 | kV |

7 ARCHITECTURAL BLOCK DIAGRAM


Figure 7-1 Architectural Block Diagram



8 PIN CONFIGURATION

8.1 PAC5532QX

Figure 8-1 PAC5532QX Pin Diagram



9 PIN DESCRIPTION

9.1 Power and Ground Pin Description

Table 9-1 Power and Ground Pin Description

| PIN NAME | PIN NUMBER | TYPE | DESCRIPTION |
|----------|------------|-------|--|
| VCC18 | 7 | Power | Internally generated digital I/O 1.8V power supply. Connect a 2.2 μ F or higher value ceramic capacitor from V _{CC18} to V _{SSA} . |
| VCORE | 8 | Power | Internally generated 1.2V core power supply. Connect a 2.2 μ F or higher value ceramic capacitor from V _{CORE} to V _{SSA} . |
| VCCIO | 9 | Power | Internally generated digital I/O 3.3V power supply. Connect a 2.2 μ F or higher value ceramic capacitor from V _{CCIO} to V _{SSA} . |
| VCC33 | 17 | Power | Internally generated 3.3V power supply. Connect to a 2.2 μ F or higher value ceramic capacitor from V _{CC33} to V _{SSA} . |
| VSS | 24 | Power | Ground. |
| VM | 34 | Power | High-Voltage Buck Regulator supply controller input. Connect a 1 μ F or higher value ceramic capacitor, or a 0.1 μ F ceramic capacitor in parallel with a 10 μ F or higher electrolytic capacitor from VM to VSS. This pin requires good capacitive bypass to V _{SS} , so the ceramic capacitor must be connected with a shorter than 10mm trace from the pin. |
| BST | 35 | Power | High-Voltage Buck Regulator bootstrap input. Connect a 2.2 μ F or higher value ceramic capacitor from BST to SRC with a shorter than 10mm trace from the pin. |
| DRM | 36 | Power | High-Voltage Buck Regulator Switching supply driver output. Connect to the base or gate of the external N-channel MOSFET. |
| SRC | 37 | Power | High-Voltage Buck Regulator Source. Connect to the source of the high-side power MOSFET of the high-voltage buck regulator. |
| VP | 42 | Power | Main power supply. Provides power to the power drivers as well as voltage feedback path for the switching supply. Connect a properly sized supply bypass capacitor in parallel with a 10 μ F ceramic capacitor in parallel with a 100 μ F aluminum capacitor from V _P to V _{SS} for voltage loop stabilization. If the switching frequency of the HV-BUCK is >= 200kHz, then the 100 μ F aluminum capacitor can be replaced with 47 μ F, but the efficiency will be worse. This pin requires good capacitive bypassing to V _{SS} , so the ceramic capacitor must be connected with a shorter than 10mm trace from the pin. |
| CSM | 43 | Power | High-Voltage Buck Regulator Switching supply current sense input. Connect to the positive side of the current sense resistor. |
| SW | 47 | Power | Switch node for the medium-voltage buck regulator. |
| VSYS | 48 | Power | 5V System power supply. Connect to a 22 μ F/10V (20%) or higher ceramic capacitor from V _{SYS} to V _{SS} . |
| EP (VSS) | EP | Power | Exposed pad. Must be connected to V _{SS} in a star ground configuration. Connect to a large PCB copper area for power dissipation heat sinking. |

9.2 Signal Manager Pin Description

Table 9-2 Signal Manager Pin Description

| PIN NAME | PIN NUMBER | FUNCTION | TYPE | DESCRIPTION |
|----------|------------|----------|--------|-------------------------------------|
| AIO0 | 18 | AIO0 | I/O | Analog front end I/O 0. |
| | | DA0N | Analog | Differential PGA 10 negative input. |
| AIO1 | 19 | AIO1 | I/O | Analog front end I/O 1. |
| | | DA0P | Analog | Differential PGA 10 positive input. |
| AIO2 | 20 | AIO2 | I/O | Analog front end I/O 2. |
| | | DA1N | Analog | Differential PGA 32 negative input. |
| AIO3 | 21 | AIO3 | I/O | Analog front end I/O 3. |
| | | DA1P | Analog | Differential PGA 32 positive input. |
| AIO4 | 22 | AIO4 | I/O | Analog front end I/O 4. |
| | | DA2N | Analog | Differential PGA 54 negative input. |
| AIO5 | 23 | AIO5 | I/O | Analog front end I/O 5. |
| | | DA2P | Analog | Differential PGA 54 positive input. |
| AIO6 | 38 | AIO6 | I/O | Analog front end I/O 6. |
| | | AMP6 | Analog | PGA input 6. |
| | | CMP6 | Analog | Comparator input 6. |
| | | BUF6 | Analog | Buffer output 6. |
| | | PBTN | Analog | Push button input. |
| AIO7 | 44 | AIO7 | I/O | Analog front end I/O 7. |
| | | AMP7 | Analog | PGA input 7. |
| | | CMP7 | Analog | Comparator input 7. |
| | | PHC7 | Analog | Phase comparator input 7. |
| AIO8 | 45 | AIO8 | I/O | Analog front end I/O 8. |
| | | AMP8 | Analog | PGA input 8. |
| | | CMP8 | Analog | Comparator input 8. |
| | | PHC8 | Analog | Phase comparator input 8. |
| AIO9 | 46 | AIO9 | I/O | Analog front end I/O 9. |
| | | AMP9 | Analog | PGA input 9. |
| | | CMP9 | Analog | Comparator input 9. |
| | | PHC9 | Analog | Phase comparator input 9. |

9.3 Driver Manager Pin Description

Table 9-3 Driver Manager Pin Description

| PIN NAME | PIN NUMBER | TYPE | DESCRIPTION |
|----------|------------|--------|------------------------------------|
| DRS3 | 25 | Analog | High-side gate driver source 3. |
| DRH3 | 26 | Analog | High-side gate driver 3. |
| DRB3 | 27 | Analog | High-side gate driver bootstrap 3. |
| DRS4 | 28 | Analog | High-side gate driver source 4. |
| DRH4 | 29 | Analog | High-side gate driver 4. |
| DRB4 | 30 | Analog | High-side gate driver bootstrap 4. |
| DRS5 | 31 | Analog | High-side gate driver source 5. |
| DRH5 | 32 | Analog | High-side gate driver 5. |
| DRB5 | 33 | Analog | High-side gate driver bootstrap 5. |
| DRL0 | 39 | Analog | Low-side gate driver 0. |
| DRL1 | 40 | Analog | Low-side gate driver 1. |
| DRL2 | 41 | Analog | Low-side gate driver 2. |

9.4 I/O Ports Pin Description

Table 9-4 I/O Ports Pin Description

| PIN NAME | PIN NUMBER | FUNCTION | TYPE | DESCRIPTION ¹ |
|----------|------------|----------|--------------|--------------------------|
| PD1/AD3 | 1 | PD1 | I/O | I/O port PD1. |
| | | AD3 | Analog Input | ADC channel ADC3. |
| PD0/AD4 | 2 | PD0 | I/O | I/O port PD0. |
| | | AD4 | Analog Input | ADC channel ADC4. |
| PE0 | 3 | PE0 | I/O | I/O port PE0. |
| PE1 | 4 | PE1 | I/O | I/O port PE1. |
| PE2 | 5 | PE2 | I/O | I/O port PE2. |
| PE3 | 6 | PE3 | I/O | I/O port PE3. |
| PF6/AD6 | 10 | PF6 | I/O | I/O port PF6. |
| | | AD6 | Analog Input | ADC channel ADC6. |
| PF5/AD5 | 11 | PF5 | I/O | I/O port PF5. |
| | | AD5 | Analog Input | ADC channel ADC5. |
| PF4/AD4 | 12 | PF4 | I/O | I/O port PF4. |
| | | AD4 | Analog Input | ADC channel ADC4. |
| PF3 | 13 | PF3 | I/O | I/O port PF3. |
| PF2 | 14 | PF2 | I/O | I/O port PF2. |
| PF1 | 15 | PF1 | I/O | I/O port PF1. |
| PF0 | 16 | PF0 | I/O | I/O port PF0. |
| PC4 | 49 | PC4 | I/O | I/O port PC4. |
| PC5 | 50 | PC5 | I/O | I/O port PC5. |
| PD2/AD2 | 51 | PD2 | I/O | I/O port PD2. |
| | | AD2 | Analog Input | ADC channel ADC2. |


¹ For a full description of all of the pin configurations for each digital I/O, see the Digital Peripheral MUX in the PAC55XX Family User Guide.

10 CONFIGURABLE POWER MANAGER (CPM)

10.1 Features

- 160V Buck DC/DC Controller (HV Buck)
 - 25V – 160V input
- 5V Switching Regulator (MV Buck)
- 4 linear regulators with power and hibernate management, including V_{REF} for ADC
- Power and temperature monitor, warning, and fault detection

Figure 10-1 CPM Block Diagram



10.2 Functional Description

The Configurable Power Manager (Figure 10-1) is optimized to efficiently provide “all-in-one” power management required by the PAC® and associated application circuitry. It incorporates a high-voltage power supply controller that is used to convert power from a DC input source to generate a main supply output V_P . There is also an integrated medium-voltage buck DC/DC regulator to generate V_{SYS} .

Four other linear regulators provide V_{CC10} , V_{CC33} , V_{CC18} and V_{CORE} supplies for 3.3V I/O, 3.3V mixed signal, MCU FLASH and 1.2V microcontroller core circuitry. The power manager also handles system functions including internal reference generation, timers, hibernate mode management, and power and temperature monitoring.


10.3 High-Voltage Supply Controller (HV-BUCK)

The PAC5532 contains a High-Voltage Supply Controller for a Buck DC/DC. This power supply is used to supply the various regulators in the PAC5532, as generating the V_P gate drive voltage for the Application Specific Driver Manager (ASPD).

The HV-BUCK controller drives an external power MOSFET for pulse-width modulation switching of an inductor or transformer for power conversion. The VM is the HV-BUCK supply controller input. The DRM output drives the gate of the N-CH MOSFET between the V_M on state and V_{SS} off state at proper duty cycle and switching frequency to ensure that the main supply voltage V_P is regulated. The gate of the high-side power MOSFET is connected to the DRM pin and the source of the high-side power MOSFET is connected to SRC.

The V_P regulation voltage is initially set to 12V during start up, and can be reconfigured to be 15V by the microcontroller after initialization. When V_P is lower than the target regulation voltage, the internal feedback control circuitry causes the inductor current to increase to raise V_P . Conversely, when V_P is higher than the regulation voltage, the feedback loop control causes the inductor current to decrease to lower V_P . The feedback loop is internally stabilized. The output current capability of the switching supply is determined by the external current sense resistor. The inductor current signal is sensed differentially between the CSM pin and V_P , and has a peak current limit threshold of 0.2V.

Figure 10-2 HV-BUCK Example



The switching frequency and output voltage of the HV-BUCK can be reconfigured by the MCU. The switching frequency can be configured to be between 50kHz and 400kHz and the gate drive output voltage can be configured to either 12V or 15V to work for a range of MOSFET or IGBT based inverters.


The Rectifier Diode (Dr) must be a low QRR diode.

10.4 Medium-Voltage Buck Regulator (MV-BUCK)

The PAC5532 contains a Medium-Voltage Buck Switching Regulator that generates a 5V, 200mA supply for the device, as well as PCB functions.

The SW pin is the switch node of the Buck regulator. The Power MOSFET is integrated, so connect this pin to VSYS through an external inductor. The VSYS pin is the 5V regulator output, which should be bypassed to ground.

Figure 10-3 MV-BUCK Switching Regulator Example




The output of VSYS is fixed at 5V and the switching frequency is 1.33MHz. This regulator supplies at least 200mA. This buck regulator offers better thermal and efficiency performance.

10.5 Linear Regulators

The CPM includes four additional linear regulators. VSYS supplies these three regulators. Once VSYS is above 4.5V, the four additional linear regulators for VCCIO, VCC33, VCORE and VCC18 supplies sequentially power up.

Figure 10-4 Linear Regulators Example




The figure above shows typical circuit connections for the linear regulators. The VCCIO regulator generates a dedicated 3.3V supply for IO. The VCC33 and VCORE regulators generate 3.3V and 1.2V, respectively. When VSYS and the four LDOs above are all above their respective power good thresholds, and the configurable power on reset duration has expired, the microcontroller is initialized.²

² Note that the VCORE LDO may not have any additional load on it from the PCB. The only components connected to VCORE should be a bypass capacitor to ground.

10.6 Power-up Sequence

The CPM follows a typical power up sequence as shown in Figure 10-5 below.

Figure 10-5 Power-Up Sequence



A typical sequence begins with motor power supply (VM) being applied and rising to 25V. When VM rises to 25V, the HV-BUCK controller is started and VP starts to rise. When VP rises over the UVLO rising threshold, then there is a 1ms delay and then the MV-BUCK is enabled. When VSYS rises to 4.5V, then there is a 0.5ms delay and the VCCIO LDO is enabled. Then there is a 0.5ms delay and the VCC33 LDO is enabled. After the VCC33 LDO reaches 3V, then VCC18 LDO is enabled. Also 0.5ms after the VCC33 LDO is enabled, the VCORE LDO is enabled.

There is then a 0.5ms delay and the power good threshold of all LDOs is checked. If all are OK, then there is an additional 1ms delay, then the POR signal is asserted to the MCU and it begins executing firmware.

During the firmware initialization process, the MCU may change the VP output voltage setting from the 12V default to 15V.

10.7 Hibernate Mode

The IC can go into an ultra-low power hibernate mode via the microcontroller firmware or via the optional push button (PBTN, see *Push Button* description in *Configurable Analog Front End*). In hibernate mode, only a minimal amount (typically $19\mu\text{A}$ at 56V) of current is used by V_M , and the CPM controller and all internal regulators are shut down to eliminate power drain from the output supplies. The system exits hibernate mode after a wake-up timer duration (configurable from 125ms to 8s or infinite) has expired or, if push button enabled, after an additional push button event has been detected. When exiting the hibernate mode, the power manager goes through the start up cycle and the microcontroller is

reinitialized. Only the persistent power manager status bits (resets and faults) are retained during hibernation.

10.8 Power and Temperature Monitor

Whenever any of the V_{SYS}, V_{CC10}, V_{CC33}, V_{CC18} or V_{CORE} power supplies falls below their respective power good threshold voltage, a fault event is detected and the microcontroller is reset. The microcontroller stays in the reset state until V_{SYS}, V_{CC10}, V_{CC33}, and V_{CORE} supply rails are all good again and the reset time has expired. A microcontroller reset can also be initiated by a maskable temperature fault event that occurs when the IC temperature reaches 165°C. The fault status bits are persistent during reset, and can be read by the microcontroller upon re-initialization to determine the cause of previous reset.

A power monitoring signal V_{MON} is provided onto the ADC pre-multiplexer for monitoring various internal power supplies. V_{MON} can be set to be one of the following monitored supplies: V_{CORE}, 0.4•V_{CORE}, 0.4•V_{CC33}, 0.4•V_{CC10}, 0.4•V_{SYS}, VPTAT³ or 0.1•V_P.

For power and temperature warning, an IC temperature warning event at 140°C are provided as a maskable interrupt to the microcontroller. This warning allows the microcontroller to safely power down the system.

In addition to the temperature warning interrupt and fault reset, a temperature monitor signal is provided onto the ADC pre-multiplexer for IC temperature measurement.

This value has a compensation coefficient available in INFO FLASH that can be used to obtain an accurate temperature. The parameter VT300K will be stored in INFO FLASH and will indicate the compensation factor.

The die temperature in degrees Kelvin can then be obtained by the following formula:

$$T_{KELVIN} = 300 * (VPTAT + 0.075) / (VT300K + 0.075)$$

For information on the location of this temperature coefficient, see the PAC5532 Device User Guide.

10.9 Voltage Reference

The reference block includes a 1.2V high-precision reference voltage used internally and for all the LDOs. There is also a high-accuracy 2.5V/3.0V programmable reference for the ADC V_{REF} on the MCU. There is also a 4-level programmable threshold voltage V_{THREF} (0.1V, 0.2V, 0.5V, and 1.25V).

³ VPTAT is voltage proportional with absolute temperature from the temperature sensing circuit. The VPTAT voltage can be sampled by the ADC through the voltage monitoring MUX. See the PAC5532 Device User Guide for more information.

10.10 Electrical Characteristics

Table 10-1 High-Voltage Buck Controller Electrical Characteristics

($V_M = 30V$, $V_P = 12V$ and $T_J = 25^\circ C$ unless otherwise specified)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|-------------------------------------|--|------|------|-----------|---------|
| $I_{HIB;VM}$ | V_M hibernate mode supply current | Hibernate mode, $VM = 56V$ | | 19 | 26 | μA |
| | | Hibernate mode, $VM = 80V$ | | 22.5 | | μA |
| $V_{UVLOR;VM}$ | V_M UVLO rising | | 23 | 25 | 27 | V |
| $V_{UVLOF;VM}$ | V_M UVLO hysteresis | | | 2 | | V |
| $V_{REF;VP}$ | V_P output regulation voltage | Set to 12V | -5% | 12 | -5% | V |
| $k_{POKR;VP}$ | V_P power OK threshold | V_P rising | | 91 | | % |
| $k_{POKF;VP}$ | | V_P falling | | 87 | | % |
| $k_{OVPR;VP}$ | V_P OV protection threshold | V_P rising, blanking = 10 μs | | 130 | | % |
| $t_{ONMIN;DRM}$ | DRM minimum on time | | 90 | 200 | 300 | ns |
| $t_{OFFMIN;DRM}$ | DRM minimum off time | | 390 | 600 | 1150 | ns |
| $V_{UVLOR;VP}$ | V_P UVLO rising | | | 10 | | V |
| $V_{UVLOF;VP}$ | V_P UVLO falling | | | 8 | | V |
| $V_{CSM;ILIM}$ | CSM current limit threshold | | -12% | 0.2 | 12% | V |
| $F_{S;DRM}$ | Switching frequency | Frequency setting: 50kHz, 100kHz (default), 200kHz, 400kHz | -5 | | 5 | % |
| $I_{SOURCE;DRM}$ | DRM output high source current | | | 100 | | mA |
| $I_{SINK;DRM}$ | DRM output low sink current | | | 200 | | mA |
| | HV-BUCK inductor value | | | 100 | | μH |
| I_{DSG} | Discharge current | | | 10 | | mA |
| V_{VM} | Motor voltage range | | 0 | | 160 | V |
| $V_{SRC;VSS}$ | SRC to ground range | | -10 | | $VM + 10$ | V |
| $V_{SRC;VM}$ | SRC to VM range | | | | 10 | V |
| $V_{BST;VSS}$ | BST to ground range | | | | 175 | V |