



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China




Power Booster Amplifier



FEATURES

- Wide Supply Range — $\pm 15V$ to $\pm 150V$
- High Output Current —
 - 1.5A Continuous (PB58)
 - 2.0A Continuous (PB58A)
- Voltage and Current Gain
- High Slew Rate — $50V/\mu s$ typical (PB58)
 $75V/\mu s$ minimum (PB58A)
- Programmable Output Current Limit
- High Power Bandwidth — 320 kHz typical
- Low Quiescent Current — 12mA typical
- Evaluation Kit — See EK50



APPLICATIONS

- High Voltage Instrumentation
- Electrostatic Transducers & Deflection
- Programmable Power Supplies up to 280V p-p

DESCRIPTION


The PB58 is a high voltage, high current amplifier designed to provide voltage and current gain for a small signal, general purpose op amp. Including the power booster within the feedback loop of the driver amplifier results in a composite amplifier with the accuracy of the driver and the extended output voltage range and current capability of the booster. The PB58 can also be used without a driver in some applications, requiring only an external current limit resistor to function properly.

The output stage utilizes complementary MOSFETs, providing symmetrical output impedance and eliminating second breakdown limitations imposed by Bipolar Transistors. Internal feedback and gainset resistors are provided for a pin-strapable gain of 3. Additional gain can be achieved with a single external resistor. Compensation is not required for most driver/gain configurations, but can be accomplished with a single external capacitor. Enormous flexibility is provided through the choice of driver amplifier, current limit, supply voltage, voltage gain, and compensation.

This hybrid circuit utilizes a beryllia (BeO) substrate, thick film resistors, ceramic capacitors and semiconductor chips to maximize reliability, minimize size and give top performance. Ultrasonically bonded aluminum wires provide reliable interconnections at all operating temperatures. The 8-pin TO-3 package is electrically isolated and hermetically sealed using one-shot resistance welding. The use of compressible isolation washers voids the warranty.


TYPICAL CONNECTION

Figure 1: Typical Connection



PINOUT AND DESCRIPTION TABLE

Figure 2: External Connections



Pin Number	Name	Description
1	OUT	The output. Connect this pin to load and to the feedback resistors.
2	CL	Connect to the current limit resistor. Output current flows into/out of these pins through R_{CL} . The output pin and the load are connected to the other side of R_{CL} .
3	+Vs	The positive supply rail.
4	IN	The input.
5	GND	Ground. Connect to same ground as referenced by input amplifier.
6	-Vs	The negative supply rail.
7	GAIN	Gain resistor pin. Connect R_{GAIN} between GAIN and OUT. This will specify the gain for the power booster itself, not the composite amplifier. See applicable section.
8	CC	Compensation capacitor connection. Select value based on Phase Compensation. See applicable section.

SPECIFICATIONS

The power supply voltage specified under typical (TYP) applies, $T_C = 25^\circ\text{C}$ unless otherwise noted.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Units
Supply Voltage, total	$+V_S$ to $-V_S$		300	V
Output Current, within SOA	I_O		2	A
Power Dissipation, continuous @ $T_C = 25^\circ\text{C}$ ¹	P_D		83	W
Input Voltage, referred to COM	V_{IN}		± 15	V
Temperature, pin solder, 10s max.			350	$^\circ\text{C}$
Temperature, junction ¹	T_J		175	$^\circ\text{C}$
Temperature Range, storage		-65	+150	$^\circ\text{C}$
Operating Temperature Range, case	T_C	-55	+125	$^\circ\text{C}$

1. Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF (Mean Time to Failure).

CAUTION

The PB58 is constructed from MOSFET transistors. ESD handling procedures must be observed. The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.

INPUT

Parameter	Test Conditions	PB58			PB58A			Units
		Min	Typ	Max	Min	Typ	Max	
Offset Voltage, initial			± 0.75	± 1.75		*	± 1.0	V
Offset Voltage vs. Temperature	Full temp range ¹		-4.5	-7		*	*	mV/ $^\circ\text{C}$
Input Impedance, DC		25	50		*	*		k Ω
Input Capacitance			3			*		pF
Closed Loop Gain Range		3	10	25	*	*	*	V/V
Gain Accuracy, internal R_g , R_f	$A_V = 3$		± 10	± 15		*	*	%
Gain Accuracy, external R_f	$A_V = 10$		± 15	± 25		*	*	%
Phase Shift	$f = 10\text{ kHz}$, $A_{V_{CL}} = 10$, $C_C = 22\text{ pF}$		10			*		$^\circ$
	$f = 200\text{ kHz}$, $A_{V_{CL}} = 10$, $C_C = 22\text{ pF}$		60			*		$^\circ$

1. Guaranteed by design but not tested.

OUTPUT

Parameter	Test Conditions	PB58			PB58A			Units
		Min	Typ	Max	Min	Typ	Max	
Voltage Swing	$I_o = 1.5A$ (PB58), $2A$ (PB58A)	$V_S - 11$	$V_S - 8$		$V_S - 15$	$V_S - 11$		V
Voltage Swing	$I_o = 1A$	$V_S - 10$	$V_S - 7$		*	*		V
Voltage Swing	$I_o = 0.1A$	$V_S - 8$	$V_S - 5$		*	*		V
Current, continuous		1.5			2			A
Slew Rate	Full temp range	50	100		75	*		V/ μ s
Capacitive Load	Full temp range		2200			*		pF
Settling Time to 0.1%	$R_L = 100 \Omega$, 2V step		2			*		μ s
Power Bandwidth	$V_C = 100 V_{pp}$	160	320		240	*		kHz
Small Signal Bandwidth	$C_C = 22pF$, $A_V = 25$, $V_{CC} = \pm 100$		100			*		kHz
Small Signal Bandwidth	$C_C = 22pF$, $A_V = 3$, $V_{CC} = \pm 30$		1			*		MHz

POWER SUPPLY

Parameter	Test Conditions	PB58			PB58A			Units
		Min	Typ	Max	Min	Typ	Max	
Voltage, $\pm V_S$ ¹	Full temp range	± 15 ²	± 60	± 150	*	*	*	V
Current, quiescent	$V_S = \pm 15$		11			*		mA
	$V_S = \pm 60$		12			*		mA
	$V_S = \pm 150$		14	18		*	*	mA

1. $+V_S$ and $-V_S$ denote the positive and negative supply rail respectively.
2. $+V_S/-V_S$ must be at least 15V above/below COM.

THERMAL

Parameter	Test Conditions	PB58			PB58A			Units
		Min	Typ	Max	Min	Typ	Max	
Resistance, AC, junction to case ¹	Full temp range, f > 60 Hz		1.2	1.3		*	*	°C/W
Resistance, DC, junction to case	Full temp range, f < 60 Hz		1.6	1.8		*	*	°C/W
Resistance, junction to air	Full temp range		30			*		°C/W
Temperature Range, case	Meets full range specs	-25	25	85	*	*	*	°C

1. Rating applies if the output current alternates between both output transistors at a rate faster than 60 Hz.

Note: * The specification of PB58A is identical to the specification for PB58 in applicable column to the left.

TYPICAL PERFORMANCE GRAPHS

Figure 3: Power Derating




Figure 4: Current Limit




Figure 5: Output Voltage Swing




Figure 6: Small Signal Response




Figure 7: Small Signal Response




Figure 8: Small Signal Response




Figure 9: Quiescent Current




Figure 10: Input Offset Voltage




Figure 11: Slew Rate vs. Temperature




Figure 12: Power Response




Figure 13: Pulse Response






Figure 14: Harmonic Distortion



SAFE OPERATING AREA (SOA)

Note: The output stage is protected against transient flyback. However, for protection against sustained, high energy flyback, external fast-recovery diodes should be used.

Figure 15: SOA




GENERAL

Please read Application Note 1 “General Operating Considerations” which covers stability, supplies, heat sinking, mounting, current limit, SOA interpretation, and specification interpretation. Visit www.apexanalog.com for Apex Microtechnology’s complete Application Notes library, Technical Seminar Workbook, and Evaluation Kits.

TYPICAL APPLICATION

Figure 16: Typical Application



CURRENT LIMIT

For proper operation, the current limit resistor (R_{CL}) must be connected as shown in the external connection diagram. The minimum value is 0.33Ω with a maximum practical value of 47Ω . For optimum reliability the resistor value should be set as high as possible. The value is calculated as follows:

$$I_{CL} = \frac{0.65V}{R_{CL}} + 0.01A \quad -I_{CL} = \frac{0.65V}{R_{CL}}$$

COMPOSITE AMPLIFIER CONSIDERATIONS

Cascading two amplifiers within a feedback loop has many advantages, but also requires careful consideration of several amplifier and system parameters. The most important of these are gain, stability, slew rate, and output swing of the driver. Operating the booster amplifier in higher gains results in a higher slew rate and lower output swing requirement for the driver, but makes stability more difficult to achieve.

GAIN SET

$$R_G = [(Av - 1) \cdot 3.1k] - 6.2k[\Omega]$$

$$Av = \frac{R_G + 6.2k}{3.1k} + 1$$

The booster's closed-loop gain is given by the equation above. The composite amplifier's closed loop gain is determined by the feedback network, that is: $-R_f/R_i$ (inverting) or $1+R_f/R_i$ (non-inverting). The driver amplifier's "effective gain" is equal to the composite gain divided by the booster gain.

Example: Inverting configuration (figure 1) with

$R_i = 2k$, $R_f = 60k$, $R_g = 0$:

$Av(\text{booster}) = (6.2k/3.1k) + 1 = 3$

$Av(\text{composite}) = 60k/2k = -30$

$Av(\text{driver}) = -30/3 = -10$

STABILITY

Stability can be maximized by observing the following guidelines:


1. Operate the booster in the lowest practical gain.
2. Operate the driver amplifier in the highest practical effective gain.
3. Keep gain-bandwidth product of the driver lower than the closed loop bandwidth of the booster.
4. Minimize phase shift within the loop.

A good compromise for (1) and (2) is to set booster gain from 3 to 10 with total (composite) gain at least a factor of 3 times booster gain. Guideline (3) implies compensating the driver as required in low composite gain configurations. Phase shift within the loop (4) is minimized through use of booster and loop compensation capacitors C_c and C_f when required. Typical values are 5pF to 33pF.

Stability is the most difficult to achieve in a configuration where driver effective gain is unity (ie; total gain = booster gain). For this situation, The table below gives compensation values for optimum square wave response with the op amp drivers listed.

Driver	C_{CH}	C_F	C_C	FPBW	SR
OP07	-	22p	22p	4 kHz	1.5
741	-	18p	10p	20 kHz	7
LF155	-	4.7p	10p	60 kHz	>60
LF156	-	4.7p	10p	80 kHz	>60
TL070	22p	15p	10p	80 kHz	>60
For: $R_F = 33k$, $R_I = 3.3k$, $R_G = 22k$					

Figure 17: Non-Inverting Composite Amplifier



SLEW RATE


The slew rate of the composite amplifier is equal to the slew rate of the driver times the booster gain, with a maximum value equal to the booster slew rate.

OUTPUT SWING

The maximum output voltage swing required from the driver op amp is equal to the maximum output swing from the booster divided by the booster gain. The V_{os} of the booster must also be supplied by the driver, and should be subtracted from the available swing range of the driver. Note also that effects of V_{os} drift and booster gain accuracy should be considered when calculating maximum available driver swing.

PACKAGE STYLE CE

Part Number	Apex Package Style	Description
PB58	CE	8-pin TO-3
PB58A	CE	8-pin TO-3



1. Dimensions in inches & [mm].
2. Triangle printed on lid denotes pin 1.
3. Header flatness within pin circle is .0005" TIR, max.
4. Header flatness between mounting holes is .0015" TIR, max.
5. Standard pin material: Solderable nickel-plated Alloy 52.
6. Header material: Nickel-plated cold-rolled steel.
7. Welded hermetic package seal
8. Isolation: 500 VDC any pin to case.
9. Package weight: .53 oz [15 g]

For all Apex Microtechnology product questions and inquiries, call toll free 800-546-2739 in North America. For inquiries via email, please contact apex.support@apexanalog.com. International customers can also request support by contacting their local Apex Microtechnology Sales Representative. To find the one nearest to you, go to www.apexanalog.com

Apex Microtechnology, Inc. has made every effort to insure the accuracy of the content contained in this document. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (expressed or implied). Apex Microtechnology reserves the right to make changes without further notice to any specifications or products mentioned herein to improve reliability. This document is the property of Apex Microtechnology and by furnishing this information, Apex Microtechnology grants no license, expressed or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Apex Microtechnology owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Apex Microtechnology integrated circuits or other products of Apex Microtechnology. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

Apex Microtechnology, Apex and Apex Precision Power are trademarks of Apex Microtechnology, Inc. All other corporate names noted herein may be trademarks of their respective holders.