

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Numonyx™ StrataFlash® Embedded Memory (P30)

Datasheet

Product Features

- High performance
 - 85 ns initial access
 - 52 MHz with zero wait states, 17ns clock-to-data output synchronous-burst read mode
 - 25 ns asynchronous-page read mode
 - 4-, 8-, 16-, and continuous-word burst mode
 - Buffered Enhanced Factory Programming (BEFP) at 5 μ s/byte (Typ)
 - 1.8 V buffered programming at 7 μs/byte (Typ)

Architecture

- Multi-Level Cell Technology: Highest Density at Lowest Cost
- Asymmetrically-blocked architecture
- Four 32-KByte parameter blocks: top or bottom configuration
- 128-KByte main blocks

Voltage and Power

- $-V_{CC}$ (core) voltage: 1.7 V 2.0 V
- V_{CCQ} (I/O) voltage: 1.7 V 3.6 V
- Standby current: 20μA (Typ) for 64-Mbit
- 4-Word synchronous read current: 13 mA (Typ) at 40 MHz

Quality and Reliability

- Operating temperature: -40 °C to +85 °C
- Minimum 100,000 erase cycles per block
- ETOXTM VIII process technology

■ Security

- One-Time Programmable Registers:
 - 64 unique factory device identifier bits
 - 2112 user-programmable OTP bits
- Selectable OTP Space in Main Array:
- Four pre-defined 128-KByte blocks (top or bottom configuration)
- Up to Full Array OTP Lockout
- Absolute write protection: $V_{pp} = V_{SS}$
- Power-transition erase/program lockout
- Individual zero-latency block locking
- Individual block lock-down

Software

- 20 μs (Typ) program suspend
- 20 μs (Typ) erase suspend
- NumonyxTM Flash Data Integrator optimized
- Basic Command Set and Extended Command Set compatible
- Common Flash Interface capable

Density and Packaging

- 56- Lead TSOP package (64, 128, 256, 512- Mbit)
- 64- Ball Numonyx™ Easy BGA package (64, 128, 256, 512- Mbit)
- Numonyx™ QUAD+ SCSP (64, 128, 256, 512- Mbit)
- 16-bit wide data bus

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX™ PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Numonyx products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Numonyx B.V. may make changes to specifications and product descriptions at any time, without notice.

Numonyx B.V. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Numonyx reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained by visiting Numonyx's website at http://www.numonyx.com.

Numonyx, the Numonyx logo, and StrataFlash are trademarks or registered trademarks of Numonyx B.V. or its subsidiaries in other countries.

* Other names and brands may be claimed as the property of others.

Copyright © 2009, Numonyx, B.V., All Rights Reserved.

Contents

1.0	Funct	ional Description	5
	1.1	Introduction	
	1.2	Overview	5
	1.3	Virtual Chip Enable Description	6
	1.4	Memory Maps	6
2.0	Packa	ige Information	q
	2.1	56-Lead TSOP.	
	2.2	64-Ball Easy BGA Package	
	2.3	QUAD+ SCSP Packages	
	_	•	
3.0		uts	
4.0	Signa	ls	
	4.1	Dual-Die Configurations	20
5.0	Bus O	perations	21
0.0	5.1	Reads	
	5.2	Writes	
	5.3	Output Disable	
	5.4	Standby	
	5.5	Reset	
	0	nand Set	
6.0			
	6.1 6.2	Device Command Codes	
		•	
7.0	Read	Operation	26
	7.1	Asynchronous Page-Mode Read	
	7.2	Synchronous Burst-Mode Read	
	7.3	Read Device Identifier	
	7.4	Read CFI	27
8.0	Progr	am Operation	28
	8.1	Word Programming	
	8.2	Factory Word Programming	
	8.3	Buffered Programming	29
	8.4	Buffered Enhanced Factory Programming	30
		8.4.1 BEFP Requirements and Considerations	
		8.4.2 BEFP Setup Phase	
		8.4.3 BEFP Program/Verify Phase	
		8.4.4 BEFP Exit Phase	
	8.5	Program Suspend	
	8.6	Program Resume	32
	8.7	Program Protection	33
9.0	Erase	Operations	34
	9.1	Block Erase	34
	9.2	Erase Suspend	34
	9.3	Erase Resume	35
	9.4	Erase Protection	35
10.0	Secur	ity Modes	36
	10.1	Block Locking.	
	10.1	10.1.1 Lock Block	
		10.1.2 Unlock Block	

		10.1.3 Lock-Down Block	36
		10.1.4 Block Lock Status	
		10.1.5 Block Locking During Suspend	
	10.2	Selectable One-Time Programmable Blocks	38
11.0	Regis	sters	39
	11.1	Read Status Register	
		11.1.1 Clear Status Register	
	11.2	Read Configuration Register	
		11.2.1 Read Mode	
		11.2.2 Latency Count	
		11.2.3 WAIT Polarity	
		11.2.4 Data Hold	
		11.2.5 WAIT Delay	
		11.2.6 Burst Sequence	
		11.2.8 Burst Wrap	
		11.2.9 Burst Length	
		11.2.10 End of Word Line (EOWL) Considerations	
	11.3	One-Time-Programmable (OTP) Registers	
		11.3.1 Reading the OTP registers	
		11.3.2 Programming the OTP Registers	
		11.3.3 Locking the OTP Registers	48
12.0	Powe	er and Reset Specifications	49
	12.1	Power-Up and Power-Down	
	12.2	Reset Specifications	
			4 9
	12.3		
13 0	12.3	Power Supply Decoupling	50
13.0	12.3 Maxir	Power Supply Decoupling mum Ratings and Operating Conditions	50
13.0	12.3 Maxir 13.1	Power Supply Decoupling	50 51
	12.3 Maxir 13.1 13.2	Power Supply Decoupling	505151
	12.3 Maxir 13.1 13.2 Electi	Power Supply Decoupling	50515151
	12.3 Maxir 13.1 13.2 Electr 14.1	Power Supply Decoupling	5051515151
14.0	12.3 Maximal 13.1 13.2 Election 14.1 14.2	Power Supply Decoupling	
14.0	12.3 Maximal 13.1 13.2 Election 14.1 14.2	Power Supply Decoupling	
14.0	12.3 Maximal 13.1 13.2 Election 14.1 14.2	Power Supply Decoupling	
14.0	12.3 Maxir 13.1 13.2 Electi 14.1 14.2 AC CF 15.1 15.2	Power Supply Decoupling	
14.0	12.3 Maxin 13.1 13.2 Electi 14.1 14.2 AC Ch 15.1 15.2 15.3	Power Supply Decoupling	
14.0	12.3 Maxir 13.1 13.2 Electi 14.1 14.2 AC CF 15.1 15.2	Power Supply Decoupling	
14.0 15.0	12.3 Maxim 13.1 13.2 Electi 14.1 14.2 AC Ch 15.1 15.2 15.3 15.4	Power Supply Decoupling	
14.0 15.0	12.3 Maxim 13.1 13.2 Electi 14.1 14.2 AC Ch 15.1 15.2 15.3 15.4 Progr	Power Supply Decoupling mum Ratings and Operating Conditions Absolute Maximum Ratings Operating Conditions rical Specifications DC Current Characteristics DC Voltage Characteristics haracteristics AC Test Conditions Capacitance AC Read Specifications AC Write Specifications ram and Erase Characteristics	
14.0 15.0	12.3 Maxim 13.1 13.2 Electi 14.1 14.2 AC Cr 15.1 15.2 15.3 15.4 Progr	Power Supply Decoupling mum Ratings and Operating Conditions Absolute Maximum Ratings Operating Conditions rical Specifications DC Current Characteristics DC Voltage Characteristics haracteristics AC Test Conditions Capacitance AC Read Specifications AC Write Specifications ram and Erase Characteristics ring Information	
14.0 15.0	12.3 Maxim 13.1 13.2 Electi 14.1 14.2 AC Ch 15.1 15.2 15.3 15.4 Progr	Power Supply Decoupling mum Ratings and Operating Conditions Absolute Maximum Ratings Operating Conditions rical Specifications DC Current Characteristics DC Voltage Characteristics haracteristics AC Test Conditions Capacitance AC Read Specifications AC Write Specifications ram and Erase Characteristics ring Information Discrete Products	
14.0 15.0 16.0 17.0	12.3 Maxim 13.1 13.2 Electi 14.1 14.2 AC Ch 15.1 15.2 15.3 15.4 Progr Order 17.1 17.2	Power Supply Decoupling mum Ratings and Operating Conditions Absolute Maximum Ratings Operating Conditions rical Specifications DC Current Characteristics DC Voltage Characteristics AC Test Conditions Capacitance AC Read Specifications AC Write Specifications ram and Erase Characteristics ring Information Discrete Products SCSP Products	
14.0 15.0	12.3 Maxim 13.1 13.2 Electi 14.1 14.2 AC Cr 15.1 15.2 15.3 15.4 Progr Order 17.1 17.2 Supple	Power Supply Decoupling. mum Ratings and Operating Conditions Absolute Maximum Ratings Operating Conditions rical Specifications DC Current Characteristics DC Voltage Characteristics AC Test Conditions Capacitance AC Read Specifications AC Write Specifications ram and Erase Characteristics ring Information Discrete Products SCSP Products	
14.0 15.0 16.0 17.0	12.3 Maxim 13.1 13.2 Electi 14.1 14.2 AC Cr 15.1 15.2 15.3 15.4 Progr Order 17.1 17.2 Supple	Power Supply Decoupling mum Ratings and Operating Conditions Absolute Maximum Ratings Operating Conditions rical Specifications DC Current Characteristics DC Voltage Characteristics AC Test Conditions Capacitance AC Read Specifications AC Write Specifications ram and Erase Characteristics ring Information Discrete Products SCSP Products	

1.0 **Functional Description**

1.1 Introduction

This document provides information about the Numonyx™ StrataFlash® Embedded Memory (P30) product and describes its features, operation, and specifications.

The Numonyx™ StrataFlash® Embedded Memory (P30) product is the latest generation of NumonyxTM StrataFlash[®] memory devices. Offered in 64-Mbit up through 512-Mbit densities, the P30 device brings reliable, two-bit-per-cell storage technology to the embedded flash market segment. Benefits include more density in less space, highspeed interface, lowest cost-per-bit NOR device, and support for code and data storage. Features include high-performance synchronous-burst read mode, fast asynchronous access times, low power, flexible security options, and three industry standard package choices. The P30 product family is manufactured using Intel 130 nm ETOX™ VIII process technology.

The P30 product family is also planned on the Intel* 65nm process lithography. 65nm AC timing changes are noted in this datasheet, and should be taken into account for all new designs.

1.2 Overview

This section provides an overview of the features and capabilities of the P30.

The P30 family provides density upgrades from 64-Mbit through 512-Mbit. This family of devices provides high performance at low voltage on a 16-bit data bus. Individually erasable memory blocks are sized for optimum code and data storage.

Upon initial power up or return from reset, the device defaults to asynchronous pagemode read. Configuring the Read Configuration Register enables synchronous burstmode reads. In synchronous burst mode, output data is synchronized with a usersupplied clock signal. A WAIT signal provides an easy CPU-to-flash memory synchronization.

In addition to the enhanced architecture and interface, the device incorporates technology that enables fast factory program and erase operations. Designed for lowvoltage systems, the

P30 supports read operations with V_{CC} at 1.8 V, and erase and program operations with V_{PP} at 1.8 V or 9.0 V. Buffered Enhanced Factory Programming (BEFP) provides the fastest flash array programming performance with V_{PP} at 9.0 V, which increases factory throughput. With V_{PP} at 1.8 V, VCC and VPP can be tied together for a simple, ultra low power design. In addition to voltage flexibility, a dedicated VPP connection provides complete data protection when $V_{PP} \leq V_{PPLK}$.

A Command User Interface (CUI) is the interface between the system processor and all internal operations of the device. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase and program. A Status Register indicates erase or program completion and any errors that may have occurred.

An industry-standard command sequence invokes program and erase automation. Each erase operation erases one block. The Erase Suspend feature allows system software to pause an erase cycle to read or program data in another block. Program Suspend allows system software to pause programming to read other locations. Data is programmed in word increments (16 bits).

August 2008 Order Number: 306666-12 The P30 protection register allows unique flash device identification that can be used to increase system security. The individual Block Lock feature provides zero-latency block locking and unlocking. In addition, the P30 device also has four pre-defined spaces in the main array that can be configured as One-Time Programmable (OTP).

1.3 Virtual Chip Enable Description

The P30 512Mbit devices employ a Virtual Chip Enable which combines two 256-Mbit die with a common chip enable, F1-CE# for QUAD+ packages or CE# for Easy BGA and TSOP packages. (Refer to Figure 9 on page 21 and Figure 10 on page 21). Address A24 (Quad+ package) or A25 (Easy BGA and TSOP packages) is then used to select between the die pair with F1-CE# / CE# asserted depending upon the package option used. When chip enable is asserted and QUAD+ A24 (Easy BGA/TSOP A25) is low (V_{IL}), The lower parameter die is selected; when chip enable is asserted and QUAD+ A24 (Easy BGA/TSOP A25) is high (V_{IH}), the upper parameter die is selected. Refer to Table 1 and Table 2 for additional details.

Table 1: Virtual Chip Enable Truth Table for 512 Mb (QUAD+ Package)

Die Selected	F1-CE#	A24
Lower Param Die	L	L
Upper Param Die	L	Н

Table 2: Virtual Chip Enable Truth Table for 512 Mb (Easy BGA & TSOP Packages)

Die Selected	CE#	A25
Lower Param Die	L	L
Upper Param Die	L	Н

1.4 Memory Maps

Table 3 through Table 5 show the P30 memory maps. The memory array is divided into multiple 8-Mbit Programming Regions (see Section 8.0, "Program Operation" on page 29).

Table 3: Discrete Top Parameter Memory Maps (all packages)

	Size (KB)	Blk	64-Mbit
	32	66	3FC000 - 3FFFFF
ing	:	:	:
m m ion	32	63	3F0000 - 3F3FFF
One rogramming Region	128	62	3E0000 - 3EFFFF
Pro	:	:	:
	128	56	380000 - 38FFFF
g	128	55	370000 - 37FFFF
n m in ns	128	54	360000 - 36FFFF
Seven gram n legion	:	:	:
Seven Programming Regions	128	1	010000 - 01FFFF
Ф	128	0	000000 - 00FFFF

	Size (KB)	Blk	128-Mbit
	32	130	7FC000 - 7FFFFF
One Programming Region	:	:	:
m m ion	32	127	7F0000 - 7F3FFF
Or gra Reg	128	126	7E0000 - 7EFFFF
Pro	:	:	:
	128	120	780000 - 78FFFF
g	128	119	770000 - 77FFFF
m in ns	128	118	760000 - 76FFFF
ftee am gio	:	:	:
Fifteen rogramming Regions	128	1	010000 - 01FFFF
Ā	128	0	000000 - 00FFFF

	Size (KB)	Blk	256-Mbit
	32	258	FFC000 - FFFFFF
One Program ming Region	:	:	:
e m m ion	32	255	FF0000 - FF3FFF
Or gra Reg	128	254	FE0000 - FEFFFF
Pro	:		:
	128	248	F80000 - F8FFFF
б	128	247	F70000 - F7FFFF
One min ns	128	246	F60000 - F6FFFF
ty-(am giol	:		:
Thirty-One Programming Regions	128	1	010000 - 01FFFF
Ā	128	0	000000 - 00FFFF

Table 4: Discrete Bottom Parameter Memory Maps (all packages)

	Size (KB)	Blk	64-Mbit
ō	128	66	3F0000 - 3FFFFF
Seven Programming Regions	128	65	3E0000 - 3EFFFF
Seven gramn legion	:	:	i i
S rogr Re	128	12	090000 - 09FFFF
ā	128	11	080000 - 08FFFF
	128	10	070000 - 07FFFF
ing	:	:	:
e m ion	128	4	010000 - 01FFFF
Or gra Reg	32	3	00C000 - 00FFFF
One Programming Region	:	:	:
	32	0	000000 - 003FFF

	Size (KB)	Blk	128-Mbit
g	128	130	7F0000 - 7FFFFF
n ming ns	128	129	7E0000 - 7EFFFF
Fifteen Programmi Regions	:	:	:
Fi rogi Re	128	12	090000 - 09FFFF
۵	128	11	080000 - 08FFFF
	128	10	070000 - 07FFFF
One Jramming Region	:	:	:
e m m ion	128	4	010000 - 01FFFF
	32	3	00C000 - 00FFFF
Pro	:	:	:
	32	0	000000 - 003FFF

	Size (KB)	Blk	256-Mbit
g	128	258	FF0000 - FFFFFF
Thirty-One Programming Regions	128	257	FE0000 - FEFFFF
ty-(am gio	:	:	
Thir rogi Re	128	12	090000 - 09FFFF
Ā	128	11	080000 - 08FFFF
	128	10	070000 - 07FFFF
ing	:	:	
m m ion	128	4	010000 - 01FFFF
Or gra Reg	32	3	00C000 - 00FFFF
One Programming Region	:	:	::
	32	0	000000 - 003FFF

Block size is referenced in K-Bytes where a byte= 8 bits. Block Address range is referenced in K-Words where a Word is the size of the flash output bus (16 bits).

Note: The Dual- Die P30 memory maps are the same for both parameter options because the devices employ virtual chip enable (Refer to Section 1.3). The parameter option only defines the placement of bottom parameter die.

Table 5: 512-Mbit Top and Bottom Parameter Memory Map (Easy BGA and QUAD+ SCSP)

512-Mbit Flash (2x256-Mbit w/ 1CE)							
Die Stack Config	Size (KB)	Blk	Address Range				
	32	517	1FFC000 - 1FFFFFF				
	:	:	:				
256-Mbit	32	514	1FF0000 - 1FF3FFF				
Top Parameter Die	128	513	1FE0000 - 1FEFFFF				
	i i	:	:				
	128	259	1000000 - 100FFFF				
	128	258	FF0000 - FFFFFF				
	:	:	ŧ				
256-Mbit	128	4	010000 - 01FFFF				
Bottom Parameter Die	32	3	00C000 - 00FFFF				
	i i	:	i i				
	32	0	000000 - 003FFF				

Note: Refer to the appropriate 256-Mbit Memory Map (Table 3 or Table 4) for Programming Region information; Block size is referenced in K-Bytes where a byte=8 bits. Block Address range is referenced in K-Words where a Word is the size of the flash output bus (16 bits).

2.0 Package Information

2.1 56-Lead TSOP

Figure 1: TSOP Mechanical Specifications




Table 6: TSOP Package Dimensions (Sheet 1 of 2)

Product Information	Cumbal	Millimeters			Inches			Notes
Product Information	Symbol	Min	Nom	Max	Min	Nom	Max	Notes
Package Height	Α	-	-	1.200	-	-	0.047	
Standoff	A ₁	0.050	-	-	0.002	-	-	
Package Body Thickness	A ₂	0.965	0.995	1.025	0.038	0.039	0.040	
Lead Width	b	0.100	0.150	0.200	0.004	0.006	0.008	
Lead Thickness	С	0.100	0.150	0.200	0.004	0.006	0.008	
Package Body Length	D ₁	18.200	18.400	18.600	0.717	0.724	0.732	
Package Body Width	E	13.800	14.000	14.200	0.543	0.551	0.559	
Lead Pitch	е	-	0.500	-	-	0.0197	-	
Terminal Dimension	D	19.800	20.00	20.200	0.780	0.787	0.795	

Table 6: TSOP Package Dimensions (Sheet 2 of 2)

Product Information	Symbol		Millimeters			Inches		Notes
Product information	Symbol	Min	Nom	Max	Min	Nom	Max	Notes
Lead Tip Length	L	0.500	0.600	0.700	0.020	0.024	0.028	
Lead Count	N	-	56	-	-	56	-	
Lead Tip Angle	ý	0°	3°	5°	0°	3°	5°	
Seating Plane Coplanarity	Y	-	-	0.100	-	-	0.004	
Lead to Package Offset	Z	0.150	0.250	0.350	0.006	0.010	0.014	

Notes:

- One dimple on package denotes Pin 1.
- 2. If two dimples, then the larger dimple denotes Pin 1.
- 3. Pin 1 will always be in the upper left corner of the package, in reference to the product mark.
- Daisy Chain Evaluation Unit information is at Numonyx™ Flash Memory Packaging Technology http://developer.Numonyx.com/design/flash/packtech.

2.2 64-Ball Easy BGA Package

Figure 2: Easy BGA Mechanical Specifications




Table 7: Easy BGA Package Dimensions


Product Information	Cym h al	Millimeters				Inches			
Product Information	Symbol	Min	Nom	Max	Min	Nom	Max	Notes	
Package Height (64/128/256-Mbit)	Α	-	-	1.200	-	-	0.0472		
Package Height (512-Mbit)	Α	-	-	1.300	-	-	0.0512		
Ball Height	A1	0.250	-	-	0.0098	-	-		
Package Body Thickness (64/128/256- Mbit)	A2	-	0.780	-	-	0.0307	-		
Package Body Thickness (512-Mbit)	A2	-	0.910	-	-	0.0358	-		
Ball (Lead) Width	b	0.330	0.430	0.530	0.0130	0.0169	0.0209		
Package Body Width	D	9.900	10.000	10.100	0.3898	0.3937	0.3976		
Package Body Length	E	12.900	13.000	13.100	0.5079	0.5118	0.5157		
Pitch	[e]	-	1.000	-	-	0.0394	-		
Ball (Lead) Count	N	-	64	-	-	64	-		
Seating Plane Coplanarity	Y	-	-	0.100	-	-	0.0039		
Corner to Ball A1 Distance Along D	S1	1.400	1.500	1.600	0.0551	0.0591	0.0630		
Corner to Ball A1 Distance Along E	S2	2.900	3.000	3.100	0.1142	0.1181	0.1220		

Notes:

Daisy Chain Evaluation Unit information is at Numonyx™ Flash Memory Packaging Technology http://developer.Numonyx.com/design/flash/packtech.

2.3 QUAD+ SCSP Packages

Figure 3: 64/128-Mbit, 88-ball (80 active) QUAD+ SCSP Specifications (8x10x1.2 mm)



A1 Index Mark 2 3 4 5 6 7 8 8 7 6 5 4 3 2 S2 0 0000000 В 00000000 С С D D Е Е 0000000 F 0000000 D G G 00000 Н 00000000 Н 000000000 ŎŎŎŎŎŎ J Κ Κ L L М М Bottom View - Ball Up Top View - Ball Down A2 Α1 Υ Drawing not to scale.

Figure 4: 256-Mbit, 88-ball (80 active) QUAD+ SCSP Specifications (8x11x1.0 mm)

Note: Dimensions A1, A2, and b are preliminary

			Millimete	ers		Inches	
Dimensions	Min	Nom	Max	Min	Nom	Max	
Package Height	A	ı	-	1.000	-	-	0.0394
Ball Height	A1	0.117	-	-	0.0046	-	-
Package Body Thickness	A2	1	0.740	-	-	0.0291	-
Ball (Lead) Width	b	0.300	0.350	0.400	0.0118	0.0138	0.0157
Package Body Length	D	10.900	11.00	11.100	0.4291	0.4331	0.4370
Package Body Width	Е	7.900	8.00	8.100	0.3110	0.3150	0.3189
Pitch	e	ı	0.80	-	-	0.0315	-
Ball (Lead) Count	N	ı	88	-	•	88	•
Seating Plane Coplanarity	Y	ı	-	0.100	•	-	0.0039
Corner to Ball A1 Distance Along E	S1	1.100	1.200	1.300	0.0433	0.0472	0.0512
Corner to Ball A1 Distance Along D	S2	1.000	1.100	1.200	0.0394	0.0433	0.0472





Figure 5: 512-Mbit, 88-ball (80 active) QUAD+ SCSP Specifications (8x11x1.2 mm)

3.0 Ballouts

Figure 6: 56-Lead TSOP Pinout (64/128/256/512-Mbit)



Notes:

- 1. A1 is the least significant address bit.
- 2. A23 is valid for 128-Mbit densities and above; otherwise, it is a no connect (NC).
- 3. A24 is valid for 256-Mbit densities; otherwise, it is a no connect (NC).
- 4. A25 is valid for 512-Mbit densities; otherwise, it is a no connect (NC).
- Please refer to the latest specification update for synchronous read operation with the TSOP package. The synchronous read input signals (i.e. ADV# and CLK) should be tied off to support asynchronous reads. See Section 4.0, "Signals" on page 19.




Figure 7: 64-Ball Easy BGA Ballout (64/128/256/512-Mbit)

Notes:

- A1 is the least significant address bit. 1.
- A23 is valid for 128-Mbit densities and above; otherwise, it is a no connect (NC). A24 is valid for 256-Mbit densities and above; otherwise, it is a no connect (NC). 2.
- 3.
- A25 is valid for 512-Mbit densities; otherwise, it is a no connect (NC).

<u>Pin 1</u> 1 2 3 4 5 6 7 8 DU Depop DU Depop Depop Depop Α Α vss VCC vcc В **A4** A18 A19 A21 A11 В RFU vss RFU CLK С Α5 A23 A22 A12 С VPP RFU D АЗ A17 A24 RFU Α9 A13 D RFU WP# ADV# A20 Ε Ε **A2** Α7 A10 A15 reu RST# WE# **A8** F Α1 Α6 A14 A16 F DQ8 DQ2 **DQ10** DQ5 **DQ13** WAIT F2-CE# G Α0 G RFU DQ0 DQ1 DQ3 DQ12 DQ14 DQ7 F2-OE# Н Н BFU F1-0E# DQ9 DQ11 DQ4 DQ6 DQ15 VCCQ J F1-CE# REU RFU BFU RFU vcc VCCQ RFU Κ Κ vss VSS VCCQ VCC vss vss vss vss L L M DU DU Depop Depop Depop Depop DU DU Μ 1 2 3 4 5 6 7 8

Figure 8: 88-Ball (80-Active Ball) QUAD+ SCSP Ballout

Notes:

- A22 is valid for 128-Mbit densities and above; otherwise, it is a no connect (NC). A23 is valid for 256-Mbit densities and above; otherwise, it is a no connect (NC). A24 is valid for 512-Mbit densities and above; otherwise, it is a no connect (NC). 2.
- 4. F2-CE# and F2-OE# are no connect (NC) for all densities.

4.0 Signals

This section has signal descriptions for the various P30 packages.

Table 8: TSOP and Easy BGA Signal Descriptions (Sheet 1 of 2)

Symbol	Type	Name and Function
A[MAX:1]	Input	ADDRESS INPUTS: Device address inputs. 64-Mbit: A[22:1]; 128-Mbit: A[23:1]; 256-Mbit: A[24:1]; 512-Mbit: A[25:1]. Note: The virtual selection of the 256-Mbit "Top parameter" die in the dual-die 512-Mbit configuration is accomplished by setting A[25] high (V _{IH}).
DQ[15:0]	Input/ Output	DATA I NPUT/ OUTPUTS: Inputs data and commands during write cycles; outputs data during memory, Status Register, Protection Register, and Read Configuration Register reads. Data balls float when the CE# or OE# are deasserted. Data is internally latched during writes.
		ADDRESS VALID: Active low input. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first.
ADV#	Input	In asynchronous mode, the address is latched when ADV# going high or continuously flows through if ADV# is held low.
		WARNING: Designs not using ADV# must tie it to VSS to allow addresses to flow through.
CE#	Input	FLASH CHIP ENABLE: Active low input. CE# low selects the associated flash memory die. When asserted, flash internal control logic, input buffers, decoders, and sense amplifiers are active. When deasserted, the associated flash die is deselected, power is reduced to standby levels, data and WAIT outputs are placed in high-Z state.
		WARNING: Chip enable must be driven high when device is not in use.
CLK	Input	CLOCK: Synchronizes the device with the system's bus frequency in synchronous-read mode. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first.
		WARNING: Designs not using CLK for synchronous read mode must tie it to VCCQ or VSS.
OE#	Input	OUTPUT ENABLE: Active low input. OE# low enables the device's output data buffers during read cycles. OE# high places the data outputs and WAIT in High-Z.
RST#	Input	RESET: Active low input. RST# resets internal automation and inhibits write operations. This provides data protection during power transitions. RST# high enables normal operation. Exit from reset places the device in asynchronous read array mode.
M/AIT	Output	$ \begin{array}{c} \textbf{WAIT:} \ \ \text{Indicates data valid in synchronous array or non-array burst reads.} \ \ \text{Read Configuration} \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $
WAIT	Output	 In synchronous array or non-array read modes, WAIT indicates invalid data when asserted and valid data when deasserted.
		In asynchronous page mode, and all write modes, WAIT is deasserted.
WE#	Input	WRITE ENABLE: Active low input. WE# controls writes to the device. Address and data are latched on the rising edge of WE#.
WP#	Input	WRITE PROTECT: Active low input. WP# low enables the lock-down mechanism. Blocks in lock-down cannot be unlocked with the Unlock command. WP# high overrides the lock-down function enabling blocks to be erased or programmed using software commands.
		Erase and Program Power: A valid voltage on this pin allows erasing or programming. Memory contents cannot be altered when $V_{PP} \le V_{PPLK}$. Block erase and program at invalid V_{PP} voltages should not be attempted.
VPP	Power/ Input	Set $V_{PP} = V_{PPL}$ for in-system program and erase operations. To accommodate resistor or diode drops from the system supply, the V_{IH} level of V_{PP} can be as low as V_{PPL} min. V_{PP} must remain above V_{PPL} min to perform in-system flash modification. VPP may be 0 V during read operations.
		V _{PPH} can be applied to main blocks for 1000 cycles maximum and to parameter blocks for 2500 cycles. VPP can be connected to 9 V for a cumulative total not to exceed 80 hours. Extended use of this pin at 9 V may reduce block cycling capability.
VCC	Power	Device Core Power Supply: Core (logic) source voltage. Writes to the flash array are inhibited when $V_{CC} \le V_{LKO}$. Operations at invalid V_{CC} voltages should not be attempted.
VCCQ	Power	Output Power Supply: Output-driver source voltage.
VSS	Power	Ground: Connect to system ground. Do not float any VSS connection.

Table 8: TSOP and Easy BGA Signal Descriptions (Sheet 2 of 2)

Symbol	Type	Name and Function
RFU	_	Reserved for Future Use: Reserved by Numonyx for future device functionality and enhancement. These should be treated in the same way as a Do Not Use (DU) signal.
DU	_	Do Not Use: Do not connect to any other signal, or power supply; must be left floating.
NC	_	No Connect: No internal connection; can be driven or floated.

Table 9: QUAD+ SCSP Signal Descriptions (Sheet 1 of 2)

Symbol	Type	Name and Function
A[MAX:0]	Input	ADDRESS INPUTS: Device address inputs. 64-Mbit: A[21:0]; 128-Mbit: A[22:0]; 256-Mbit: A[23:0]; 512-Mbit: A[24:0]. <i>Note:</i> The virtual selection of the 256-Mbit "Top parameter" die in the dual-die 512-Mbit configuration is accomplished by setting A[25] high (V _{IH}).
DQ[15:0]	Input/ Output	DATA INPUT/ OUTPUTS: Inputs data and commands during write cycles; outputs data during memory, Status Register, Protection Register, and Read Configuration Register reads. Data balls float when the CE# or OE# are deasserted. Data is internally latched during writes.
ADV#	Input	ADDRESS VALID: Active low input. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first. In asynchronous mode, the address is latched when ADV# going high or continuously flows through if ADV# is held low. WARNING: Designs not using ADV# must tie it to VSS to allow addresses to flow through.
F1-CE#	Input	FLASH CHIP ENABLE: Active low input. CE# low selects the associated flash memory die. When asserted, flash internal control logic, input buffers, decoders, and sense amplifiers are active. When deasserted, the associated flash die is deselected, power is reduced to standby levels, data and WAIT outputs are placed in high-Z state. WARNING: Chip enable must be driven high when device is not in use.
CLK	Input CLOCK: Synchronizes the device with the system's bus frequency in synchronous-read means synchronous read operations, addresses are latched on the rising edge of ADV#, or on the CLK edge with ADV# low, whichever occurs first. WARNING: Designs not using CLK for synchronous read mode must tie it to VCCQ or VS	
F1-OE#	Input	OUTPUT ENABLE: Active low input. OE# low enables the device's output data buffers during read cycles. OE# high places the data outputs and WAIT in High-Z.
RST#	Input	RESET: Active low input. RST# resets internal automation and inhibits write operations. This provides data protection during power transitions. RST# high enables normal operation. Exit from reset places the device in asynchronous read array mode.
WAIT	Output	 WAIT: Indicates data valid in synchronous array or non-array burst reads. Read Configuration Register bit 10 (RCR[10], WT) determines its polarity when asserted. WAIT's active output is V_{OL} or V_{OH} when CE# and OE# are V_{IL}. WAIT is high-Z if CE# or OE# is V_{IH}. In synchronous array or non-array read modes, WAIT indicates invalid data when asserted and valid data when deasserted. In asynchronous page mode, and all write modes, WAIT is deasserted.
WE#	Input	WRITE ENABLE: Active low input. WE# controls writes to the device. Address and data are latched on the rising edge of WE#.
WP#	Input	WRITE PROTECT: Active low input. WP# low enables the lock-down mechanism. Blocks in lock-down cannot be unlocked with the Unlock command. WP# high overrides the lock-down function enabling blocks to be erased or programmed using software commands.
VPP	Power/ Input	Erase and Program Power: A valid voltage on this pin allows erasing or programming. Memory contents cannot be altered when $V_{PP} \leq V_{PPLK}$. Block erase and program at invalid V_{PP} voltages should not be attempted. Set $V_{PP} = V_{PPL}$ for in-system program and erase operations. To accommodate resistor or diode drops from the system supply, the V_{IH} level of V_{PP} can be as low as V_{PPL} min. V_{PP} must remain above V_{PPL} min to perform in-system flash modification. VPP may be 0 V during read operations. V_{PPH} can be applied to main blocks for 1000 cycles maximum and to parameter blocks for 2500 cycles. VPP can be connected to 9 V for a cumulative total not to exceed 80 hours. Extended use of this pin at 9 V may reduce block cycling capability.

Table 9: QUAD+ SCSP Signal Descriptions (Sheet 2 of 2)

Symbol	Type	Name and Function	
vcc	Power	Device Core Power Supply: Core (logic) source voltage. Writes to the flash array are inhibited when $V_{CC} \le V_{LKO}$. Operations at invalid V_{CC} voltages should not be attempted.	
VCCQ	Power	er Output Power Supply: Output-driver source voltage.	
VSS	Power	Ground: Connect to system ground. Do not float any VSS connection.	
RFU	_	Reserved for Future Use: Reserved by Numonyx for future device functionality and enhancement. These should be treated in the same way as a Do Not Use (DU) signal.	
DU	_	Do Not Use: Do not connect to any other signal, or power supply; must be left floating.	
NC	_	No Connect: No internal connection; can be driven or floated.	

4.1 Dual-Die Configurations

Figure 9: 512-Mbit Easy BGA and TSOP Top or Bottom Parameter Block Diagram





Figure 10: 512-Mbit QUAD+ SCSP Top or Bottom Parameter Block Diagram



Note: $A_{max} = V_{ih}$ selects the Top parameter Die; $A_{max} = V_{il}$ selects the Bottom Parameter Die.

5.0 **Bus Operations**

CE# low and RST# high enable device read operations. The device internally decodes upper address inputs to determine the accessed block. ADV# low opens the internal address latches. OE# low activates the outputs and gates selected data onto the I/O

In asynchronous mode, the address is latched when ADV# goes high or continuously flows through if ADV# is held low. In synchronous mode, the address is latched by the first of either the rising ADV# edge or the next valid CLK edge with ADV# low (WE# and RST# must be V_{IH} ; CE# must be V_{II}).

Bus cycles to/from the P30 device conform to standard microprocessor bus operations. Table 10 summarizes the bus operations and the logic levels that must be applied to the device control signal inputs.

Table 10: Bus Operations Summary

Bu	is Operation	RST#	CLK	ADV#	CE#	OE#	W E#	WAIT	DQ[15:0	Notes
Read	Asynchronous	VIH	Х	L	L	L	Н	Deasserted	Output	
neau	Synchronous	V _{IH}	Running	L	L	L	Н	Driven	Output	
Write		V _{IH}	Х	L	L	Н	L	High-Z	Input	1
Output	Disable	V _{IH}	Х	Х	L	Н	Н	High-Z	High-Z	2
Standby		V _{IH}	Х	Х	Н	Х	Х	High-Z	High-Z	2
Reset		V _{IL}	Х	Х	Х	Х	Х	High-Z	High-Z	2,3

Notes:

- Refer to the Table 12, "Command Bus Cycles" on page 26 for valid DQ[15:0] during a write 1. operation.
- 2. X = Don't Care (H or L).
- RST# must be at $V_{SS} \pm 0.2 \text{ V}$ to meet the maximum specified power-down current. 3.

Reads 5.1

To perform a read operation, RST# and WE# must be deasserted while CE# and OE# are asserted. CE# is the device-select control. When asserted, it enables the flash memory device. OE# is the data-output control. When asserted, the addressed flash memory data is driven onto the I/O bus.

5.2 Writes

To perform a write operation, both CE# and WE# are asserted while RST# and OE# are deasserted. During a write operation, address and data are latched on the rising edge of WE# or CE#, whichever occurs first. Table 12, "Command Bus Cycles" on page 26 shows the bus cycle sequence for each of the supported device commands, while Table 11, "Command Codes and Definitions" on page 24 describes each command. See Section 15.0, "AC Characteristics" on page 55 for signal-timing details.

Note: Write operations with invalid V_{CC} and/or V_{PP} voltages can produce spurious results and should not be attempted.

5.3 **Output Disable**

When OE# is deasserted, device outputs DQ[15:0] are disabled and placed in a highimpedance (High-Z) state, WAIT is also placed in High-Z.

August 2008 Datasheet 306666-12 22

5.4 Standby

When CE# is deasserted the device is deselected and placed in standby, substantially reducing power consumption. In standby, the data outputs are placed in High-Z, independent of the level placed on OE#. Standby current, I_{CCS} , is the average current measured over any 5 ms time interval, 5 μ s after CE# is deasserted. During standby, average current is measured over the same time interval 5 μ s after CE# is deasserted.

When the device is deselected (while CE# is deasserted) during a program or erase operation, it continues to consume active power until the program or erase operation is completed.

5.5 Reset

As with any automated device, it is important to assert RST# when the system is reset. When the system comes out of reset, the system processor attempts to read from the flash memory if it is the system boot device. If a CPU reset occurs with no flash memory reset, improper CPU initialization may occur because the flash memory may be providing status information rather than array data. Flash memory devices from Numonyx allow proper CPU initialization following a system reset through the use of the RST# input. RST# should be controlled by the same low-true reset signal that resets the system CPU.

After initial power-up or reset, the device defaults to asynchronous Read Array mode, and the Status Register is set to 0x80. Asserting RST# de-energizes all internal circuits, and places the output drivers in High-Z. When RST# is asserted, the device shuts down the operation in progress, a process which takes a minimum amount of time to complete. When RST# has been deasserted, the device is reset to asynchronous Read Array state.

Note: If RST# is asserted during a program or erase operation, the operation is terminated and the memory contents at the aborted location (for a program) or block (for an erase) are no longer valid, because the data may have been only partially written or erased.

When returning from a reset (RST# deasserted), a minimum wait is required before the initial read access outputs valid data. Also, a minimum delay is required after a reset before a write cycle can be initiated. After this wake-up interval passes, normal operation is restored. See Section 15.0, "AC Characteristics" on page 55 for details about signal-timing.

Order Number: 306666-12

August 2008

6.0 Command Set

6.1 Device Command Codes

The system CPU provides control of all in-system read, write, and erase operations of the device via the system bus. The on-chip Write State Machine (WSM) manages all block-erase and word-program algorithms.

Device commands are written to the Command User Interface (CUI) to control all flash memory device operations. The CUI does not occupy an addressable memory location; it is the mechanism through which the flash device is controlled.

Table 11: Command Codes and Definitions (Sheet 1 of 2)

Mode	Code	Device Mode	Description
	0xFF	Read Array	Places the device in Read Array mode. Array data is output on DQ[15:0].
	0x70	Read Status Register	Places the device in Read Status Register mode. The device enters this mode after a program or erase command is issued. Status Register data is output on DQ[7:0].
Read	0x90	Read Device ID or Configuration Register	Places device in Read Device Identifier mode. Subsequent reads output manufacturer/device codes, Configuration Register data, Block Lock status, or Protection Register data on DQ[15:0].
	0x98	Read CFI	Places the device in Read CFI mode. Subsequent reads output Common Flash Interface information on DQ[7:0].
	0x50	Clear Status Register	The WSM can only set Status Register error bits. The Clear Status Register command is used to clear the SR error bits.
Write	0x40	Word Program Setup	First cycle of a 2-cycle programming command; prepares the CUI for a write operation. On the next write cycle, the address and data are latched and the WSM executes the programming algorithm at the addressed location. During program operations, the device responds only to Read Status Register and Program Suspend commands. CE# or OE# must be toggled to update the Status Register in asynchronous read. CE# or ADV# must be toggled to update the Status Register Data for synchronous Non-array reads. The Read Array command must be issued to read array data after programming has finished.
	0x10	Alternate Word Program Setup	Equivalent to the Word Program Setup command, 0x40.
	0xE8	Buffered Program	This command loads a variable number of words up to the buffer size of 32 words onto the program buffer.
Write	0xD0	Buffered Program Confirm	The confirm command is Issued after the data streaming for writing into the buffer is done. This instructs the WSM to perform the Buffered Program algorithm, writing the data from the buffer to the flash memory array.
	0x80	BEFP Setup	First cycle of a 2-cycle command; initiates Buffered Enhanced Factory Program mode (BEFP). The CUI then waits for the BEFP Confirm command, 0xD0, that initiates the BEFP algorithm. All other commands are ignored when BEFP mode begins.
	0xD0	BEFP Confirm	If the previous command was BEFP Setup (0x80), the CUI latches the address and data, and prepares the device for BEFP mode.

Table 11: Command Codes and Definitions (Sheet 2 of 2)

Mode	Code	Device Mode	Description
	0×20	Block Erase Setup	First cycle of a 2-cycle command; prepares the CUI for a block-erase operation. The WSM performs the erase algorithm on the block addressed by the Erase Confirm command. If the next command <i>is not</i> the Erase Confirm (0xD0) command, the CUI sets Status Register bits SR[4] and SR[5], and places the device in read status register mode.
Erase	0xD0	Block Erase Confirm	If the first command was Block Erase Setup (0x20), the CUI latches the address and data, and the WSM erases the addressed block. During blockerase operations, the device responds only to Read Status Register and Erase Suspend commands. CE# or OE# must be toggled to update the Status Register in asynchronous read. CE# or ADV# must be toggled to update the Status Register Data for synchronous Non-array reads
Suspend	0xB0 Program or Erase indicat suspend State		This command issued to any device address initiates a suspend of the currently-executing program or block erase operation. The Status Register indicates successful suspend operation by setting either SR[2] (program suspended) or SR[6] (erase suspended), along with SR[7] (ready). The Write State Machine remains in the suspend mode regardless of control signal states (except for RST# asserted).
	0xD0	Suspend Resume	This command issued to any device address resumes the suspended program or block-erase operation.
	0x60	Lock Block Setup	First cycle of a 2-cycle command; prepares the CUI for block lock configuration changes. If the next command is not Block Lock (0x01), Block Unlock (0xD0), or Block Lock-Down (0x2F), the CUI sets Status Register bits SR[4] and SR[5], indicating a command sequence error.
Block Locking/ Unlocking	0x01	Lock Block	If the previous command was Block Lock Setup (0x60), the addressed block is locked.
Officeking	0xD0	Unlock Block	If the previous command was Block Lock Setup (0x60), the addressed block is unlocked. If the addressed block is in a lock-down state, the operation has no effect.
	0x2F	Lock-Down Block	If the previous command was Block Lock Setup (0x60), the addressed block is locked down.
Protection	0×C0	Program Protection Register Setup	First cycle of a 2-cycle command; prepares the device for a Protection Register or Lock Register program operation. The second cycle latches the register address and data, and starts the programming algorithm
Configuration	0x60	Read Configuration Register Setup	First cycle of a 2-cycle command; prepares the CUI for device read configuration. If the Set Read Configuration Register command (0x03) is not the next command, the CUI sets Status Register bits SR[4] and SR[5], indicating a command sequence error.
Somgulation	0×03	Read Configuration Register	If the previous command was Read Configuration Register Setup (0x60), the CUI latches the address and writes A[15:0] to the Read Configuration Register. Following a Configure Read Configuration Register command, subsequent read operations access array data.

6.2 Device Command Bus Cycles

Device operations are initiated by writing specific device commands to the Command User Interface (CUI). Several commands are used to modify array data including Word Program and Block Erase commands. Writing either command to the CUI initiates a sequence of internally-timed functions that culminate in the completion of the requested task. However, the operation can be aborted by either asserting RST# or by issuing an appropriate suspend command.