# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## PCA8575 Remote 16-bit I/O expander for I<sup>2</sup>C-bus with interrupt Rev. 02 — 21 March 2007 Product data sheet

## 1. General description

The PCA8575 provides general purpose remote I/O expansion for most microcontroller families via the two-line bidirectional I<sup>2</sup>C-bus (serial clock (SCL), serial data (SDA)).

The device consists of a 16-bit quasi-bidirectional port and an I<sup>2</sup>C-bus interface. The PCA8575 has a low current consumption and includes latched outputs with high current drive capability for directly driving LEDs.

The PCA8575 also possesses an interrupt line ( $\overline{INT}$ ) which can be connected to the interrupt logic of the microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C-bus. The internal Power-On Reset (POR) initializes the I/Os as inputs.

## 2. Features

- 400 kHz l<sup>2</sup>C-bus interface
- 2.3 V to 5.5 V operation with 5.5 V tolerant I/Os
- 16-bit remote I/O pins that default to inputs at power-up
- Latched outputs with 25 mA sink capability for directly driving LEDs
- Total package sink capability of 400 mA
- Active LOW open-drain interrupt output
- 8 programmable slave addresses using 3 address pins
- Readable device ID (manufacturer, device type, and revision)
- Low standby current (10 μA max.)
- -40 °C to +85 °C operation
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC standard JESD78 which exceeds 100 mA
- Packages offered: SO24, SSOP24 (QSOP24), TSSOP24, HVQFN24, DHVQFN24

## 3. Applications

- LED signs and displays
- Servers
- Industrial control
- Medical equipment
- PLCs
- Cellular telephones




- Gaming machines
- Instrumentation and test measurement

## 4. Ordering information

Table 1. Ord	ering informat	ion					
Type number	Topside mark	Package					
		Name	Description	Version			
PCA8575D	PCA8575D	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1			
PCA8575DB	PCA8575DB	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1			
PCA8575DK	PCA8575	SSOP24 <sup>[1]</sup>	plastic shrink small outline package; 24 leads; body width 3.9 mm; lead pitch 0.635 mm	SOT556-1			
PCA8575PW	PCA8575PW	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1			
PCA8575BQ	8575	DHVQFN24	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5 \times 5.5 \times 0.85$ mm	SOT815-1			
PCA8575BS	8575	HVQFN24	plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body $4\times4\times0.85~\text{mm}$	SOT616-1			


[1] Also known as QSOP24.

## 5. Block diagram




PCA8575\_2 Product data sheet

## Remote 16-bit I/O expander for I<sup>2</sup>C-bus with interrupt




## 6. Pinning information

## 6.1 Pinning



### Remote 16-bit I/O expander for I<sup>2</sup>C-bus with interrupt



## 6.2 Pin description

Table 2.	Pin description					
Symbol	Pin		Description			
	SO24, SSOP24, TSSOP24, DHVQFN24	HVQFN24				
INT	1	22	interrupt output (active LOW)			
AD1	2	23	address input 1			
AD2	3	24	address input 2			
P00	4	1	quasi-bidirectional I/O 00			
P01	5	2	quasi-bidirectional I/O 01			
P02	6	3	quasi-bidirectional I/O 02			
P03	7	4	quasi-bidirectional I/O 03			
P04	8	5	quasi-bidirectional I/O 04			
P05	9	6	quasi-bidirectional I/O 05			
P06	10	7	quasi-bidirectional I/O 06			
P07	11	8	quasi-bidirectional I/O 07			
$V_{SS}$	12 <sup>[1]</sup>	9 <u>[1]</u>	supply ground			
P10	13	10	quasi-bidirectional I/O 10			
P11	14	11	quasi-bidirectional I/O 11			
P12	15	12	quasi-bidirectional I/O 12			
P13	16	13	quasi-bidirectional I/O 13			
P14	17	14	quasi-bidirectional I/O 14			
P15	18	15	quasi-bidirectional I/O 15			
P16	19	16	quasi-bidirectional I/O 16			
P17	20	17	quasi-bidirectional I/O 17			
AD0	21	18	address input 0			
SCL	22	19	serial clock line input			
SDA	23	20	serial data line input/output			
$V_{\text{DD}}$	24	21	supply voltage			

[1] HVQFN and DHVQFN package die supply ground is connected to both the V<sub>SS</sub> pin and the exposed center pad. The V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.


## 7. Functional description

Refer to Figure 1 "Block diagram of PCA8575".

## 7.1 Device address

Following a START condition, the bus master must send the address of the slave it is accessing and the operation it wants to perform (read or write). The address of the PCA8575 is shown in Figure 9. Slave address pins AD2, AD1, and AD0 choose 1 of 8 slave addresses. To conserve power, no internal pull-up resistors are incorporated on AD2, AD1, and AD0. Address values depending on AD2, AD1, and AD0 can be found in Table 3 "PCA8575 address map".

**Remark:** The General Call address (0000 0000b) and the Device ID address (1111 100Xb) are reserved and cannot be used as device address. Failure to follow this requirement will cause the PCA8575 not to acknowledge.



The last bit of the first byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

When AD2, AD1 and AD0 are held to  $V_{\text{DD}}$  or  $V_{\text{SS}},$  the same address as the PCF8575 is applied.

## 7.1.1 Address map

#### Table 3. PCA8575 address map

10010				~P~				
A6	A5	<b>A</b> 4	A3	A2	A1	<b>A</b> 0	Address (hex)	
0	1	0	0	0	0	0	20h	
0	1	0	0	0	0	1	21h	
0	1	0	0	0	1	0	22h	
0	1	0	0	0	1	1	23h	
0	1	0	0	1	0	0	24h	
0	1	0	0	1	0	1	25h	
0	1	0	0	1	1	0	26h	
0	1	0	0	1	1	1	27h	

## 8. I/O programming

## 8.1 Quasi-bidirectional I/O architecture

The PCA8575's 16 ports (see Figure 2) are entirely independent and can be used either as input or output ports. Input data is transferred from the ports to the microcontroller in the Read mode (see Figure 12). Output data is transmitted to the ports in the Write mode (see Figure 11).

Every data transmission from the PCA8575 must consist of an even number of bytes, the first byte will be referred to as P07 to P00, and the second byte as P17 to P10. The third will be referred to as P07 to P00, and so on.

This quasi-bidirectional I/O can be used as an input or output without the use of a control signal for data directions. At power-on the I/Os are HIGH. In this mode only a current source ( $I_{OH}$ ) to  $V_{DD}$  is active. An additional strong pull-up to  $V_{DD}$  ( $I_{trt(pu)}$ ) allows fast rising edges into heavily loaded outputs. These devices turn on when an output is written HIGH, and are switched off by the negative edge of SCL. The I/Os should be HIGH before being used as inputs. After power-on, as all the I/Os are set HIGH, all of them can be used as inputs. Any change in setting of the I/Os as either inputs or outputs can be done with the Write mode.


**Remark:** If a HIGH is applied to an I/O which has been written earlier to LOW, a large current ( $I_{OL}$ ) will flow to  $V_{SS}$ .

## 8.2 Writing to the port (Output mode)

To write, the master (microcontroller) first addresses the slave device. By setting the last bit of the byte containing the slave address to logic 0 the Write mode is entered. The PCA8575 acknowledges and the master sends the first data byte for P07 to P00. After the first data byte is acknowledged by the PCA8575, the second data byte P17 to P10 is sent by the master. Once again, the PCA8575 acknowledges the receipt of the data. Each 8-bit data is presented on the port lines after it has been acknowledged by the PCA8575.

The number of data bytes that can be sent successively is not limited. After every two bytes, the previous data is overwritten.

The first data byte in every pair refers to Port 0 (P07 to P00), whereas the second data byte in every pair refers to Port 1 (P17 to P10). See Figure 10.




slave address	data to port 0	data to port 1	
A S A6 A5 A4 A3 A2 A1 A0 0	P P P P P P P P P P P P P P P P P P P	A P P P P P P P P P P P P P P P P P P P	P A
T START condition R/W	P05 acknowledge from slave	P16 acknowledge from slave	T acknowledge from slave
write to port		Л	
		$\rightarrow$ $t_{v(Q)}$	
data output from port		data A0 and B0 va	lid 🚺 data A0 and B0 val
P05 output voltage		<u></u>	
P05 pull-up output current	<mark>↓</mark> Itrt(pu) ↑	 і <sub>он</sub>	
P16 output voltage			
P16 pull-up output current		ι <sub>t</sub>	

## 8.3 Reading from a port (Input mode)

All ports programmed as input should be set to logic 1. To read, the master (microcontroller) first addresses the slave device after it receives the interrupt. By setting the last bit of the byte containing the slave address to logic 1 the Read mode is entered. The data bytes that follow on the SDA are the values on the ports.

If the data on the input port changes faster than the master can read, this data may be lost.



υ

CA8575

22 L 2 March 2007

Rev.

© NXP B.V. 2007. All rights reser 9 of 30 Veo




Fig 13. Read input port register, scenario 2

υ

NXP

Semiconductors

Rev. 22 L 2 March 2007

© NXP B.V. 2007. All rights reser 10 of 30 Veo

### 8.4 Power-on reset

When power is applied to  $V_{DD}$ , an internal Power-On Reset (POR) holds the PCA8575 in a reset condition until  $V_{DD}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the PCA8575 registers and I<sup>2</sup>C-bus/SMBus state machine will initialize to their default states. Thereafter  $V_{DD}$  must be lowered below 0.2 V to reset the device.

## 8.5 Interrupt output (INT)

The PCA8575 provides an open-drain interrupt (INT) which can be fed to a corresponding input of the microcontroller (see Figure 12, Figure 13, and Figure 14). This gives these chips a kind of master function which can initiate an action elsewhere in the system.


An interrupt is generated by any rising or falling edge of the port inputs. After time  $t_{v(D)}$  the signal  $\overline{\text{INT}}$  is valid.

The interrupt disappears when data on the port is changed to the original setting or data is read from or written to the device which has generated the interrupt.

In the Write mode, the interrupt may become deactivated (HIGH) on the rising edge of the write to port pulse. On the falling edge of the write to port pulse the interrupt is definitely deactivated (HIGH).

The interrupt is reset in the Read mode on the rising edge of the read from port pulse.

During the resetting of the interrupt itself, any changes on the I/Os may not generate an interrupt. After the interrupt is reset any change in I/Os will be detected and transmitted as an  $\overline{INT}$ .




## 9. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


## 9.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 15).



### 9.1.1 START and STOP conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 16.)



## 9.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 17).

Remote 16-bit I/O expander for I<sup>2</sup>C-bus with interrupt




## 9.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




## **10. Application design-in information**

## 10.1 Bidirectional I/O expander applications


In the 8-bit I/O expander application shown in Figure 19, P00 and P01 are inputs, and P02 to P07 are outputs. When used in this configuration, during a write, the input (P00 and P01) must be written as HIGH so the external devices fully control the input ports. The desired HIGH or LOW logic levels may be written to the I/Os used as outputs (P02 to P07). During a read, the logic levels of the external devices driving the input ports (P00 and P01) and the previous written logic level to the output ports (P02 to P07) will be read.

The GPIO also has an interrupt line ( $\overline{INT}$ ) that can be connected to the interrupt logic of the microprocessor. By sending an interrupt signal on this line, the remote I/O informs the microprocessor that there is incoming data or a change of data on its ports without having to communicate via the I<sup>2</sup>C-bus.



## 10.2 High current-drive load applications

The GPIO has a maximum sinking current of 25 mA per bit. In applications requiring additional drive, two port pins in the same octal may be connected together to sink up to 50 mA current. Both bits must then always be turned on or off together. Up to 8 pins (one octal) can be connected together to drive 200 mA.



## 10.3 Differences between the PCA8575 and the PCF8575

The PCA8575 is a drop in replacement for the PCF8575 and can used without electrical or software modifications, but there is a difference in interrupt output release timing during the read operation.

Write operations are identical. At the completion of each 8-bit write sequence the data is stored in its associated 8-bit write register at ACK or NACK. The first byte goes to P0n while the second goes to P1n. Subsequent writes without a STOP wrap around to P0n then P1n again. Any write will update both read registers and clear interrupts.

Read operations are identical. Both devices update the byte register with the pin data as each 8-bit read is initiated, the very first read after an address cycle corresponds to ports P0n while the second (even byte) corresponds to P1n and subsequent reads without a STOP wrap around to P0n then P1n again.

During read operations, the PCA8575 interrupt output will be cleared in a byte-wise fashion as each byte is read. Reading the first byte will clear any interrupts associated with the P0n pins. This first byte read operation will have no effect on interrupts associated with changes of state on the P1n pins. Interrupts associated with the P1n pins will be cleared when the second byte is read. Reading the second byte has no effect on interrupts associated with the changes of state on the P0x pins. The PCF8575 interrupt output will clear after reading both bytes of data regardless of whether data was changed in the first byte or the second byte or both bytes.

## **11. Limiting values**

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+6	V
I <sub>DD</sub>	supply current		-	±100	mA
I <sub>SS</sub>	ground supply current		-	±600	mA
VI	input voltage		$V_{SS}-0.5$	5.5	V
l	input current		-	±20	mA
l <sub>O</sub>	output current		-	±50 <mark>[1]</mark>	mA
P <sub>tot</sub>	total power dissipation		-	600	mW
P/out	power dissipation per output		-	200	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

#### Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

[1] Total package (maximum) output current is 600 mA.

## 12. Static characteristics

#### Table 5. Static characteristics

 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supplies						
V <sub>DD</sub>	supply voltage		2.3	-	5.5	V
I <sub>DD</sub>	supply current	Operating mode; no load; $V_I = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 400$ kHz	-	100	200	μA
I <sub>stb</sub>	standby current	Standby mode; no load; $V_I = V_{DD}$ or $V_{SS}$	-	2.5	10	μA
V <sub>POR</sub>	power-on reset voltage	<u>[1</u>	] -	1.8	2.0	۷
Input SCL	; input/output SDA					
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	$+0.3V_{DD}$	۷
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD}$	-	5.5	۷
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 V$	20	-	-	mΑ
IL	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μA
Ci	input capacitance	$V_1 = V_{SS}$	-	5	10	pF
I/Os; P00	to P07 and P10 to P17					
I <sub>OL</sub> LOW-level output current <sup>[2]</sup>	$V_{OL} = 0.5 \text{ V}; V_{DD} = 2.3 \text{ V}$	12	28	-	mΑ	
		$V_{OL} = 0.5 \text{ V}; V_{DD} = 3.0 \text{ V}$	17	35	-	mA
		$V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}$	25	42	-	mΑ
I <sub>OL(tot)</sub>	total LOW-level output current <sup>[2]</sup>	$V_{OL}=0.5~V;~V_{DD}=4.5~V$	-	-	400	mΑ
I <sub>OH</sub>	HIGH-level output current	$V_{OH} = V_{SS}$	-30	-102	-300	μA
I <sub>trt(pu)</sub>	transient boosted pull-up current	$V_{OH} = V_{SS}$ ; see <u>Figure 11</u>	-0.5	-1.0	-	mΑ
C <sub>io(off)</sub>	off-state input/output capacitance	[3	] -	9	10	pF
Interrupt I	NT					
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 V$	6	-	-	mA
Co	output capacitance		-	3	5	pF
Inputs AD	0, AD1, AD2					
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	$+0.3V_{DD}$	V
V <sub>IH</sub>	HIGH-level input voltage		$0.7 V_{DD}$	-	5.5	V
I <sub>LI</sub>	input leakage current		-1	-	+1	μA
Ci	input capacitance		-	3.5	5	pF

[1] The power-on reset circuit resets the  $I^2$ C-bus logic with  $V_{DD} < V_{POR}$  and set all I/Os to logic 1 (with current source to  $V_{DD}$ ).

[2] Each bit must be limited to a maximum of 25 mA and the total package limited to 400 mA due to internal busing limits.

[3] The value is not tested, but verified on sampling basis.

#### Remote 16-bit I/O expander for I<sup>2</sup>C-bus with interrupt

## **13. Dynamic characteristics**

#### Table 6. Dynamic characteristics

 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Fast r	Unit			
			Min	Тур	Max		
f <sub>SCL</sub>	SCL clock frequency		0	-	400	kHz	
t <sub>BUF</sub>	bus free time between a STOP and START condition		1.3	-	-	μs	
t <sub>HD;STA</sub>	hold time (repeated) START condition		0.6	-	-	μs	
t <sub>SU;STA</sub>	set-up time for a repeated START condition		0.6	-	-	μs	
t <sub>SU;STO</sub>	set-up time for STOP condition		0.6	-	-	μs	
t <sub>HD;DAT</sub>	data hold time		0	-	-	ns	
t <sub>VD;ACK</sub>	data valid acknowledge time	[1]	0.1	-	0.9	μs	
t <sub>VD;DAT</sub>	data valid time	[2]	50	-	-	ns	
t <sub>SU;DAT</sub>	data set-up time		100	-	-	ns	
t <sub>LOW</sub>	LOW period of the SCL clock		1.3	-	-	μs	
t <sub>HIGH</sub>	HIGH period of the SCL clock		0.6	-	-	μs	
t <sub>f</sub>	fall time of both SDA and SCL signals	[3][4]	$20 + 0.1C_{b}$	-	300	ns	
t <sub>r</sub>	rise time of both SDA and SCL signals		$20 + 0.1C_{b}$	-	300	ns	
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter	<u>[6]</u>	-	-	50	ns	
Port timi	ng; $C_L \le 100 \text{ pF}$ (see Figure 11 and Figure 12)						
t <sub>v(Q)</sub>	data output valid time		-	-	4	μs	
t <sub>su(D)</sub>	data input set-up time		0	-	-	μs	
t <sub>h(D)</sub>	data input hold time		4	-	-	μs	
Interrupt	t timing; $C_L \le 100 \text{ pF}$ (see Figure 11 and Figure	<u>12</u> )					
t <sub>v(D)</sub>	data input valid time		-	-	4	μs	
t <sub>d(rst)</sub>	reset delay time		-	-	4	μs	

[1]  $t_{VD;ACK}$  = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.

[2] t<sub>VD:DAT</sub> = minimum time for SDA data out to be valid following SCL LOW.


[3] A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V<sub>IL</sub> of the SCL signal) in order to bridge the undefined region SCL's falling edge.

[4] The maximum  $t_f$  for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage  $t_f$  is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified  $t_f$ .

[5]  $C_b = total capacitance of one bus line in pF.$ 

[6] Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns.

## Remote 16-bit I/O expander for I<sup>2</sup>C-bus with interrupt




## **NXP Semiconductors**

## PCA8575


### Remote 16-bit I/O expander for I<sup>2</sup>C-bus with interrupt

## 14. Package outline




#### Fig 22. Package outline SOT137-1 (SO24)

## Remote 16-bit I/O expander for I<sup>2</sup>C-bus with interrupt



#### Fig 23. Package outline SOT340-1 (SSOP24)


#### Remote 16-bit I/O expander for I<sup>2</sup>C-bus with interrupt



### SSOP24: plastic shrink small outline package; 24 leads; body width 3.9 mm; lead pitch 0.635 mm SOT556-1


Fig 24. Package outline SOT556-1 (SSOP24)

### Remote 16-bit I/O expander for I<sup>2</sup>C-bus with interrupt



#### Fig 25. Package outline SOT355-1 (TSSOP24)

#### Remote 16-bit I/O expander for I<sup>2</sup>C-bus with interrupt




#### DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm

PCA8575\_2

Fig 26. Package outline SOT815-1 (DHVQFN24)

### Remote 16-bit I/O expander for I<sup>2</sup>C-bus with interrupt



#### HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.85 mm

PCA8575\_2

## **15. Handling information**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be completely safe you must take normal precautions appropriate to handling integrated circuits.

## 16. Soldering

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

## 16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus PbSn soldering

### 16.3 Wave soldering

Key characteristics in wave soldering are: