imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





PCA8802

Smartcard RTC; ultra low power oscillator with integrated counter for initiating one time password generation

Rev. 6 — 1 July 2014

Product data sheet

1. General description

The PCA8802 is a CMOS integrated circuit for battery operation, typically supplied by button cells or flexible polymer batteries. Incorporated is a 32.768 kHz quartz crystal oscillator circuit including the two load capacitors. The circuit is optimized for a quartz with 6 pF load capacitance specification. Higher values can also be used with the addition of external load capacitors.

The main function of the oscillator is to generate a $\frac{1}{32}$ Hz clock signal which is used to increment a 24 bit binary counter. The counter can be read over the serial interface and can also be set to any desired value. Control over the divider chain also allows for accurate starting of the counter. Incrementing of the counter value during read is prevented by freezing of the counter during access.

An interrupt signal is also available and is triggered coincident with the counter updating. This signal can be used as a wake-up for a microcontroller.

2. Features and benefits

- 32.768 kHz quartz oscillator, amplitude regulated with excellent frequency stability and high immunity to leakage currents
- Two integrated quartz crystal oscillator capacitors
- Very low current consumption: typically 130 nA
- Two-wire serial interface (I²C-bus)
- Integrated 24-bit counter with auto increment every 32 seconds
- Interrupt output for processor wake-up
- Stop function for accurate time setting and current saving during shelf life
- User test modes for accelerated application testing and development

3. Applications

- One time password function generators
- Ultra low-power time keeper circuit



4. Ordering information

Table 1. Ordering information					
Type number Package					
	Name	Description	Version		
PCA8802CX8	WLCSP8	wafer level chip-size package; 8 bumps	PCA8802CX		
PCA8802U	WLCSP8	wafer level chip-size package; 8 bumps	PCA8802U		

4.1 Ordering options

Table 2. Ordering options

Product type number	Orderable part number	Sales item (12NC)	Delivery form	IC revision
PCA8802CX8/B/1	PCA8802CX8/B/1,027	935288465027	solder bumps; chips in tape and reel	1
PCA8802U/12AA/1[1]	PCA8802U/12AA/1,00	935297673005	gold bumps; sawn wafer on Film Frame Carrier (FFC)	1
PCA8802U/2AA/1[1]	PCA8802U/2AA/1,026	935288535026	gold bumps; chips in tray	1
PCA8802UG/12KB/1[1]	PCA8802UG/12KB/1,0	935299008005	gold bumps; sawn wafer on Film Frame Carrier (FFC)	1

[1] Bump hardness see <u>Table 18</u>.

Table 3.PCA8802 wafer information

Product type number	Wafer thickness	Wafer diameter	FFC for wafer size	Marking of bad die
PCA8802U/12AA/1	200 μm	6 inch	8 inch	wafer mapping
PCA8802UG/12KB/1	250 μm	6 inch	8 inch	inking and wafer mapping

For packing information, see <u>Section 17 "Packing information" on page 28</u>.

5. Marking

Table 4. Marking codes

Product type number	Marking code
PCA8802CX8/B/1	PC8802-1
	backside (non-active side) laser marking
	Pin 1 indicator → 2US aaa-013741
PCA8802U/12AA/1	PC8802-1
PCA8802U/2AA/1	PC8802-1
PCA8802UG/12KB/1	PC8802-1

PCA8802 Product data sheet

PCA8802 Smartcard RTC

6. Block diagram



7. Pinning information

7.1 Pinning





7.2 Pin description

Table 5. Pin description for PCA8802

Input or input/output pins must always be at a defined level (V_{SS} or V_{DD}) unless otherwise specified.

Symbol	Pin	Description
INT	1	interrupt and test mode output, push-pull
V _{DD}	2	supply voltage
TEST	3	test pin; must be connected to V_{SS}
OSCO	4	oscillator output
OSCI	5	oscillator input
V _{SS}	6	ground
SCL	7	serial interface, clock
SDA	8	serial interface, bidirectional data line; push-pull

8. Device protection diagram



9. Functional description

The PCA8802 is an ultra low-power device for battery operations. The integrated oscillator circuit generates a $\frac{1}{32}$ Hz clock signal to increment a 24-bit counter. The communication between the PCA8802 and other devices is made via point to point l²C-bus protocol.

The device is always running but for longer storage time it can be put in deep sleep and enabled again in case of delivery.

The functions of the device can be controlled with the following instruction set:

Instruction	Description	Reference
wrt_cmd	device write access	Section 9.6.2
dvs_cmd	divider start or stop switch	Section 9.6.3
pwd_cmd	deep sleep mode switch	Section 9.6.4
32k_cmd	32.768 kHz clock signal on the pin INT switch	Section 9.6.5
fst_cmd	fast system development mode switch	Section 9.6.6
set_cmd	set counter instruction	Section 9.6.7
rd_cmd	counter read instruction	Section 9.6.8

Table 6	Instruction	set	overview
	manuchun	SCL	

9.1 Oscillator

The 32.768 kHz oscillator includes two integrated load capacitors and an automatic gain control to ensure a reliable start-up.

For prototype development and system debugging, it is possible to output a 32.768 kHz square wave on the INT pin with the 32k_cmd instruction.

9.1.1 Low-power operation

When the oscillator is running, a prime consideration for low power consumption is the series resistance R_s of the quartz used. The series resistance acts as a loss element. Low R_s reduces current consumption further.

PCA8802 Smartcard RTC



9.1.2 Deep sleep mode

With the deep sleep mode instruction (pwd_cmd) the oscillator can be stopped and the device can be put into a deep sleep where power consumption is reduced to an absolute minimum. An example sequence can be found in <u>Table 9</u>. In deep sleep mode, the interface is still accessible.

9.2 Divider

The divider chain is responsible for reducing the 32.768 kHz oscillator frequency down to $^{1}\!\!\!/_{32}$ Hz.

The dividers (see Figure 6) divider_2 and divider_3 can be reset with the dvs_cmd instruction. The 24-bit counter can be set when the dividers are held in reset, but this is not a requirement. This allows for accurate setting and restarting of the counter.



The interface is asynchronous to the quartz oscillator and the state of divider_1 cannot be known when the dvs_cmd is enabled. The 8.192 kHz clock could have just occurred and hence a delay of $\frac{1}{8192}$ seconds will occur before the next increment of the divider_2, or the 8.192 kHz clock could be just about to occur and immediately increment the divider 2.

PCA8802

Smartcard RTC

As a consequence, an uncertainty of between zero and one 8192 Hz clock period (that is, a time uncertainty of about 0 s to 122 μ s) will be present when restarting the counter.

9.3 Binary counter

A 24-bit binary roll-over counter is implemented. The counter is reset at power-on.

The counter can be set to any value using the set_cmd instruction. The set_cmd instruction allows partial writing of data. Partial writing of the data parameters results in partial setting of the counter. For example, if data transfer is stopped after P1[23:16] (see Table 7) is transmitted, then only bit 23 to bit 16 will be updated. The counter will not increment while being set.

The counter can be halted by stopping the dividers using the dvs_cmd instruction.

The counter can be read at any time and the counter value remains stable during reading. If the counter is due to increment during the read or write cycle, then the request to increment will be held off until after the read has concluded. For this reason, it is important to read the counter in bursts, ensuring that an interface STOP condition (see <u>Section 9.5.4</u>) is present between read accesses. Reading for periods of more than 32 seconds at a time results in loss of counts.



9.4 Pulse generator

An interrupt pulse is available at the INT pin. This pulse is generated once every 32 seconds. It could be used to wake up a microcontroller to perform a periodic function, for example, to calculate and update an LCD display with a new one-time password.

A pulse is generated coincident with the increment of the counter. The new counter value is immediately available.



9.5 I²C-bus interface

For a more detailed information about the I²C-interface, see Ref. 10 "UM10204"

9.5.1 Interface protocol

The serial interface is a point-to-point I²C-bus protocol. The I²C-bus protocol has the advantage of being robust in terms of immunity to electrical noise. Although the PCA8802 does not have the signal filters inside the interface pins, the slave address and acknowledge hand shaking is nevertheless implemented.

For power saving, the SDA output is a push-pull instead of the more traditional open-drain output. Push-pull prevents the need for power consuming pull-up resistors, but requires that the SDA line of the microcontroller is a push-pull as well¹ and does limit the operation to point-to-point only.

The following slave addresses plus a write and read bit are reserved for the PCA8802:

- write: 1010 0000
- read: 1010 0001

An incorrect slave address results in the device ignoring all bus data. A STOP or START condition (see <u>Section 9.5.4</u>) is required before a new transfer can be made.

9.5.1.1 The writing protocol

The writing protocol is shown in Figure 9.

There is no restriction for the order of sending instructions. As many instructions as needed can be sent in one access. The total duration of one access must not exceed 32 seconds (see Figure 11).

^{1.} If the SDA line on the microcontroller is open drain a pull-up resistor is needed.

Smartcard RTC

PCA8802



9.5.1.2 The reading protocol

The reading protocol is shown in Figure 10.



9.5.1.3 Reading and writing limitations

As the counter is frozen during interface accesses, all accesses must be completed within 32 seconds (see Figure 11). If this rule is not adhered to, then counts are dropped.



9.5.2 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time are interpreted as a control signal. Bit transfer is shown in Figure 12.



9.5.3 Bit order

Data is transferred MSB first.



9.5.4 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P). The START and STOP conditions are shown in Figure 14.

The data on SDA is sampled with the rising edge of SCL. Data is output to SDA on the falling edge of SCL.



9.5.5 System configuration

A device generating a message is a transmitter, a device receiving a message is the receiver. The device that controls the message is the master and the device which is controlled by the master is the slave.

9.5.6 Acknowledge

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. But the duration of the access must not exceed 32 seconds. Each byte of 8 bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge related clock pulse (set-up and hold times must be considered). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition. Acknowledgement is shown in Figure 15.



PCA8802 Smartcard RTC

9.5.7 Data transfer









PCA8802 Product data sheet

9.5.7.1 Example data transfers

Example 1: Sending the instruction dvs_cmd followed by fst_cmd is shown in Figure 20.



Example 2: Sending dvs_cmd followed by setting the counter to A90001h is shown in Figure 21



Example 3: Reading the counter (counter = 000011h) is shown in Figure 22.



9.6 Instructions

9.6.1 Instruction set

Table 7. Write instructions

The writing protocol is illustrated in Figure 9.

First byte		Second byte		Further bytes	Action
Instruction	Instruction code	Instruction	Instruction code	Parameters	-
wrt_cmd	1010 0000			-	device slave write address: slave address plus write bit
		dvs_cmd	0001 0001	-	stop and reset dividers
			0001 0000	-	start dividers
		pwd_cmd	0010 0001	-	shut down the device
			0010 0000	-	enable the device
		32k_cmd	0011 0001	-	enable output of 32.768 kHz on pin INT
			0011 0000	-	disable output of 32.768 kHz on pin INT
		fst_cmd	0100 0001	-	fast mode; increments counter every second
			0100 0000	-	fast mode disable
		set_cmd	1000 0000		set the counter value
				P1[23:16]	parameter with counter values
				P2[15:8]	
				P3[7:0]	

Table 8. Read instructions

The reading protocol is illustrated in Figure 10.

First byte		Further bytes	Action
Instruction	Instruction code	Parameters	
rd_cmd ^[1]	1010 0001	01 device slave read address: slave a read bit	
		P1[23:16]	parameter with counter values;
		P2[15:8]	continues to read until no ACK is received;
		P3[7:0]	
		P4[23:16]	
		:	

[1] Read of the counter is implicit with an interface read.

9.6.2 Instruction wrt_cmd

The write instruction (wrt_cmd) precedes each write sequence. Details of the writing protocol can be found in <u>Section 9.5.1.1</u>.

9.6.3 Instruction dvs_cmd

The divider stop instruction (dvs_cmd) can be used to freeze the divider chain and to put it in a defined state. The first 2 bits of the divider chain cannot be influenced. With this instruction, it is possible to control the time to the next increment of the counter. See Table 10.



When the dividers are restarted, the first increment of the 24-bit counter will be after 32 seconds.

When the dividers are restarted, the 8192 Hz clock could have just occurred and hence a delay of $\frac{1}{8192}$ seconds will occur before the next increment of the divider_2. Or the 8192 Hz clock could be just about to occur and immediately increment the divider_2. As a consequence, an uncertainty of one half clock period in the starting of the 24 bit counter is present when restarting (see Figure 23).

9.6.4 Instruction pwd_cmd

The power down instruction (pwd_cmd) is intended to be used to put the system into a low-power mode for storage. Static leakage current will be the only power consumed. Storage at temperatures exceeding room temperature can increase leakage currents.

Entering deep sleep mode requires a specific sequence of events since under normal circumstances stopping the oscillator would result in a chip reset.

16 of 42

PCA8802

Smartcard RTC

Step	Action	Code sequence	Note
To en	ter deep sleep mode	1	-
1	initiate transfer	START condition	-
2	send wrt_cmd	1010 0000	-
3	enable dvs_cmd	0001 0001	stop the divider
4	set counter with set_cmd	1000 0000	set the counter = AAAAAAh
		1010 1010	P1[23:16]
		1010 1010	P2[15:8]
		1010 1010	P3[7:0]
5	enable pwd_cmd	0010 0001	stop the oscillator
6	end transfer	STOP condition	-
7	device is now in deep sleep mode	-	-
To ex	it deep sleep mode		
1	initiate transfer	START condition	-
2	send wrt_cmd	1010 0000	-
3	disable pwd_cmd	0010 0000	oscillator starts on the ACK cycle of this instruction
4	disable dvs_cmd	0001 0000	enable the divider again
5	end transfer	STOP condition	-

Table 9. Deep sleep mode sequence

9.6.5 Instruction 32k_cmd

The 32.768 kHz enable instruction (32k_cmd) is intended to aid with oscillator characterization during system development. With this instruction, it is possible to obtain a 32.768 kHz clock on the INT pin which can be used for measurement.

This mode does not affect other operation of the chip except for the loss of interrupt output.

9.6.6 Instruction fst_cmd

The fast mode instruction (fst_cmd) is intended to enable faster system development. When enabled, the counter increments once every second instead of once every 32 seconds. Interrupt pulses are generated once every second as well.

When using fst_cmd, data access to the device must be completed within 1 second, if not then counter increments are lost. The 1 second period is measured from the ACK cycle of a valid slave address to the next STOP or repeated START. A repeated START is sufficient to allow the counter to increment.

9.6.7 Instruction set_cmd

The counter can be set to any value using the set instruction (set_cmd). Partial writing of the data parameters results in partial setting of the counter. For example, if data transfer is stopped after P1[23:16] is transmitted, then only bit 23 to bit 16 will be updated.

This instruction takes only 3 parameters in one command. Data after the third parameter are interpreted as the next instruction.

Accurate setting and start-up can be implemented using the dvs_cmd instruction in cooperation with the set_cmd instruction. An example is shown in <u>Table 10</u>.

Step	Action	Code sequence	Note
1	initiate transfer	START condition	-
2	send wrt_cmd	1010 0000	-
3	enable dvs_cmd	0001 0001	-
4	set counter with set_cmd	1000 0000	set the counter = 1
		0000 0000	P1[23:16]
		0000 0000	P2[15:8]
		0000 0001	P3[7:0]
5	end transfer	STOP condition	-
6	wait for an external time marker	-	-
7	initiate transfer	START condition	-
8	send wrt_cmd	1010 0000	-
9	disable dvs_cmd	0001 0000	counter starts on the ACK cycle of this instruction
10	end transfer	STOP condition	-

 Table 10.
 Example of accurate setting of the counter

9.6.8 Instruction rd_cmd

With the read instruction (rd_cmd) the counter value can be read at any time. When the counter value is read, the counter is frozen so that there are no changes during the read back. After a read is terminated, the counter will be allowed to increment again. Any increment that was scheduled during the frozen period will then be effected.

Reading the counter is cyclic, that is, the device repeatedly returns the present counter value until the read is terminated. Reading the counter more than once can be useful in the case that the application is subject to a strong Electromagnetic Interference (EMI) environment, so that read-back values can be compared.

Read back must be terminated within 32 seconds else a count will be dropped.



9.7 Power-on reset

At initial power-on a reset is generated. The reset lasts not longer than 10 ms. During this time, the serial interface will not respond when accessed. The state of the device after power-on reset is shown in <u>Table 11</u>.

Table ¹	11.	Reset	state
labic		10000	otato

Instruction name	State after reset
dvs_cmd	disabled
pwd_cmd	disabled
32k_cmd	disabled
fst_cmd	disabled
24-bit counter	000000h

10. Application design-in information

10.1 PCB or foil landing site

The layout of the landing sites is important. It is recommended to follow the following guidelines

- All landing sites should be the same size. When one site has a different size or shape, e.g. to indicate pad one, then the pull on the die produced by the surface tension of the solder will be different in one place. This variation can lead to the die not laying flat on the Printed-Circuit Board (PCB) or foil. This can also result in weak solder joints for some pins.
- It is recommended to use circular landing sites of the same diameter as the solder ball. This will help with self alignment. Solder bump dimensions can be found in <u>Figure 28</u>.
- 3. If no solder resist is used on the PCB or foil, then consideration should be given to the amount of run-off of the solder along the track connected to the landing site. Uneven run-off may result in similar problems as described in 1.



11. Safety notes

CAUTION	
	This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.
	Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or equivalent standards.

CAUTION



Semiconductors are light sensitive. Exposure to light sources can cause the IC to malfunction. The IC must be protected against light. The protection must be applied to all sides of the IC.

12. Limiting values

Table 12.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{DD}	supply voltage		-0.5	+6.5	V
I _{DD}	supply current		-50	+50	mA
VI	input voltage		-0.5	+6.5	V
I	input current		-10	+10	mA
Vo	output voltage		-0.5	+6.5	V
lo	output current		-10	+10	mA
P _{tot}	total power dissipation		-	300	mW
V _{esd}	electrostatic	HBM [1]	-	±2500	V
	discharge voltage	MM [2]	-	±200	V
l _{lu}	latch-up current	[3]	-	200	mA
T _{amb}	ambient temperature		-40	+85	°C
T _{stg}	storage temperature	[4]	-65	+150	°C

[1] Pass level; Human Body Model (HBM) according to JESD22-A114.

[2] Pass level; Machine Model (MM), according to JESD22-A115.

[3] Pass level; Latch-up testing, according to JESD78.

[4] According to the store and transport requirements (see <u>Ref. 11 "UM10569"</u>) the devices have to be stored at a temperature of +8 °C to +45 °C and a humidity of 25 % to 75 %.

13. Static characteristics

Table 13. Static characteristics

 V_{DD} = 1.6 V to 5.5 V; V_{SS} = 0 V; f_{osc} = 32.768 kHz; T_{amb} = -40 °C to +85 °C; quartz crystal: R_s = 30 k Ω , C_L = 6.0 pF; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supplies	1	-	1			1
V _{DD}	supply voltage		1.6	-	5.5	V
		$T_{amb} = 25 \text{ °C};$ $f_{SCL} = 0 \text{ Hz}$	-	1.0	-	V
ΔV_{DD}	supply voltage variation	$\Delta V/\Delta t = 1 V/\mu s$	-	0.25	-	V
I _{DD}	supply current	deep sleep active				
		$T_{amb} = 25 \text{ °C};$ $V_{DD} = 3 \text{ V};$ $f_{SCL} = 0 \text{ Hz}$	-	3	-	nA
		device running		·		
		f _{SCL} = 0 Hz	-	-	400	nA
		$T_{amb} = 25 \text{ °C};$ $V_{DD} = 3 \text{ V};$ $f_{SCL} = 0 \text{ Hz}$	-	130	-	nA
		interface active		Ċ		
		f _{SCL} = 100 kHz	-	5	20	μA
		f _{SCL} = 1 MHz	-	50	100	μA
Oscillator						
V _{start}	start voltage		-	1.1	-	V
t _{startup}	start-up time		-	0.2	-	s
C _{L(itg)}	integrated load capacitance	[2]	-	6.0	-	pF
Inputs	-					
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD}	V
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	-	V
VI	input voltage	on pins SCL, OSCI, TEST	-0.5	-	5.5	V
		on pin SDA	-0.5	-	$V_{DD} + 0.5$	V
I _{LI}	input leakage current	$V_I = V_{DD}$ or V_{SS} ; on pins SCL, SDA and TEST	-200	0	+200	nA
Outputs	1					
Vo	output voltage		-0.5	-	V _{DD} +0.5	V
Іон	HIGH-level output current	$V_{OH} = 4.0 \text{ V};$ $V_{DD} = 5 \frac{\text{V};}{\text{INT}}$ and SDA	-	5	2	mA
		$V_{OH} = 1.28 V;$ $V_{DD} = 1.6 V;$ on pins INT and SDA	-	0.5	0.2	mA

Table 13. Static characteristics ...continued

 V_{DD} = 1.6 V to 5.5 V; V_{SS} = 0 V; f_{osc} = 32.768 kHz; T_{amb} = -40 °C to +85 °C; quartz crystal: R_s = 30 k Ω , C_L = 6.0 pF; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{OL}	LOW-level output current	$V_{OL} = 1.0 V;$ $V_{DD} = 5 V;$ on pins INT and SDA	-2	-7	-	mA
		$V_{OL} = 0.32 V;$ $V_{DD} = 1.6 V;$ on pins INT and SDA	-0.4	-1	-	mA
I _{LO}	output leakage current	$V_O = V_{DD}$ or V_{SS} ; on pins SDA and INT	-200	0	+200	nA

[2] Integrated load capacitance, $C_{L(itg)}$, is a calculation of C_{OSCI} and C_{OSCO} in series: $C_{L(itg)} = \frac{(C_{OSCI} \cdot C_{OSCO})}{(C_{OSCI} + C_{OSCO})}$.

14. Dynamic characteristics

Table 14. Dynamic characteristics

 V_{DD} = 1.6 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified. [1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Timing cl	naracteristics: serial bus	5	1	I	I	I
f _{SCL}	SCL clock frequency		-	-	1	MHz
t _{LOW}	LOW period of the SCL clock		500	-	-	ns
t _{HIGH}	HIGH period of the SCL clock		260	-	-	ns
t _{BUF}	bus free time between a STOP and START condition		500	-	-	ns
t _{hd;sta}	hold time (repeated) START condition		260	-	-	ns
t _{SU;STA}	set-up time for a repeated START condition		260	-	-	ns
t _r	rise time of both SDA and SCL signals	[2]	-	10	-	ns
t _f	fall time of both SDA and SCL signals	[2]	-	10	-	ns
t _{SU;DAT}	data set-up time		50	-	-	ns
t _{HD;DAT}	data hold time		0	-	-	ns
t _{SU;STO}	set-up time for STOP condition		260	-	-	ns
t _{VD;DAT}	data valid time		75	-	450	ns
C _b	capacitive load for each bus line		-	-	50	pF
Timing cl	naracteristics: INT					
t _{w(int)}	interrupt pulse width		20	40	80	μS

[1] All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD} .

[2] Rise and fall times are not limited. Fast edges can lead to system EMI problems, while slow edges are susceptible to noise.

PCA8802 Smartcard RTC





PCA8802 Product data sheet

15. Bare die outline



Fig 28. Bare die outline PCA8802CX

Table 15.Dimensions of PCA8802CX

Original dimensions are in mm.

Unit (mm)	Α	A 1	A ₂	b	D	E	е	e ₁	e _D
max	-	0.105	-	0.136	-	-	-	-	-
nom	0.29	0.090	0.2	0.109	1.19	1.14	0.4	0.45	0.96
min	-	0.075	-	0.082	-	-	-	-	-