# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







2-channel I<sup>2</sup>C-bus multiplexer Rev. 7.1 — 19 January 2018

Product data sheet

## 1. General description

The PCA9540B is a 1-of-2 bidirectional translating multiplexer, controlled via the I<sup>2</sup>C-bus. The SCL/SDA upstream pair fans out to two SCx/SDx downstream pairs, or channels. Only one SCx/SDx channel is selected at a time, determined by the contents of the programmable control register.

A power-on reset function puts the registers in their default state and initializes the I<sup>2</sup>C-bus state machine with no channels selected.

The pass gates of the multiplexer are constructed such that the  $V_{DD}$  pin can be used to limit the maximum high voltage that is passed by the PCA9540B. This allows the use of different bus voltages on each SCx/SDx pair, so that 1.8 V, 2.5 V or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors can pull the bus up to the desired voltage level for this channel. All I/O pins are 5 V tolerant.

#### 2. Features and benefits

- 1-of-2 bidirectional translating multiplexer
- I<sup>2</sup>C-bus interface logic; compatible with SMBus standards
- Channel selection via l<sup>2</sup>C-bus
- Power-up with all multiplexer channels deselected
- Low R<sub>on</sub> switches
- Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses
- No glitch on power-up
- Supports hot insertion
- Low standby current
- Operating power supply voltage range of 2.3 V to 5.5 V
- 5 V tolerant inputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: SO8, TSSOP8, XSON8



## 3. Ordering information

## Table 1. Ordering information

Type number	Topside	Package		
	marking	Name	Name Description	
PCA9540BD	PA9540B	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1
PCA9540BDP	9540B	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm	SOT505-1
PCA9540BDP/Q900	9540B	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm	SOT505-1
PCA9540BGD	40B	XSON8	plastic extremely thin small outline package; no leads; 8 terminals; body $3 \times 2 \times 0.5$ mm	SOT996-2

[1] PCA9540BDP/Q900 is AEC-Q100 compliant. Contact your NXP account team, distribution partner or i2c.support@nxp.com for PPAP.

## 3.1 Ordering options

#### Table 2.Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature range
PCA9540BD	PCA9540BD,118	SO8	Reel 13" Q1/T1 *Standard mark SMD	2500	T <sub>amb</sub> = −40 °C to +85 °C
PCA9540BDP	PCA9540BDP,118	TSSOP8	Reel 13" Q1/T1 *Standard mark SMD	2500	T <sub>amb</sub> = −40 °C to +85 °C
PCA9540BDP/Q900	PCA9540BDP/Q900,118	TSSOP8	Reel 13" Q1/T1 *Standard mark SMD	2500	T <sub>amb</sub> = −40 °C to +105 °C
PCA9540BGD	PCA9540BGD,125	XSON8	Reel 7" Q3/T4 *Standard mark	3000	T <sub>amb</sub> = −40 °C to +85 °C

## 4. Block diagram



2-channel I<sup>2</sup>C-bus multiplexer

## 5. Pinning information

## 5.1 Pinning



## 5.2 Pin description

Table 3. Pin de	escription	
Symbol	Pin	Description
SCL	1	serial clock line
SDA	2	serial data line
V <sub>DD</sub>	3	supply voltage
SD0	4	serial data 0
SC0	5	serial clock 0
V <sub>SS</sub>	6	supply ground
SD1	7	serial data 1
SC1	8	serial clock 1

## 6. Functional description

Refer to Figure 1 "Block diagram of PCA9540B".

#### 6.1 Device addressing

Following a START condition the bus master must output the address of the slave it is accessing. The address of the PCA9540B is shown in Figure 5.



The last bit of the slave address defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

#### 6.2 Control register

Following the successful acknowledgement of the slave address, the bus master sends a byte to the PCA9540B which is stored in the Control register. If multiple bytes are received by the PCA9540B, it saves the last byte received. This register can be written and read via the I<sup>2</sup>C-bus.



#### 6.2.1 Control register definition

A SCx/SDx downstream pair, or channel, is selected by the contents of the Control register. This register is written after the PCA9540B has been addressed. The 2 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, it will become active after a STOP condition has been placed on the I<sup>2</sup>C-bus. This ensures that all SCx/SDx lines are in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

D7	D6	D5	D4	D3	B2	B1	<b>B</b> 0	Command
Х	Х	Х	Х	Х	0	Х	Х	no channel selected
Х	Х	Х	Х	Х	1	0	0	channel 0 enabled
Х	Х	Х	Х	Х	1	0	1	channel 1 enabled
Х	Х	Х	Х	Х	1	1	Х	no channel selected
0	0	0	0	0	0	0	0	no channel selected; power-up default state

 Table 4.
 Control register: Write — channel selection; Read — channel status

#### 6.3 Power-on reset

When power is applied to  $V_{DD}$ , an internal Power-On Reset (POR) holds the PCA9540B in a reset condition until  $V_{DD}$  has reached  $V_{POR}$ . At this point, the reset condition is released and the PCA9540B registers and I<sup>2</sup>C-bus state machine are initialized to their default states (all zeroes), causing all the channels to be deselected. Thereafter,  $V_{DD}$  must be lowered below 0.2 V for at least 5  $\mu$ s in order to reset the device.

#### 6.4 Voltage translation

The pass gate transistors of the PCA9540B are constructed such that the  $V_{DD}$  voltage can be used to limit the maximum voltage that is passed from one I<sup>2</sup>C-bus to another.



Figure 7 shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in <u>Section 11 "Static characteristics</u>" of this data sheet). In order for the PCA9540B to act as a voltage translator, the  $V_{o(sw)}$  voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then  $V_{o(sw)}$  should be equal to or below 2.7 V to clamp the downstream bus voltages effectively. Looking at

<u>Figure 7</u>, we see that  $V_{o(sw)(max)}$  is at 2.7 V when the PCA9540B supply voltage is 3.5 V or lower so the PCA9540B supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see Figure 14).

More Information can be found in application note AN262, "PCA954X family of I<sup>2</sup>C/SMBus multiplexers and switches".

## 7. Characteristics of the l<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

#### 7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time are interpreted as control signals (see Figure 8).



#### 7.2 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 9).



## 7.3 System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 10).



### 7.4 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of 8 bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.



### 7.5 Bus transactions





## 8. Application design-in information



## 9. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to ground ( $V_{SS} = 0$  V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
l <sub>l</sub>	input current		-	±20	mA
I <sub>O</sub>	output current		-	±25	mA
I <sub>DD</sub>	supply current		-	±100	mA
I <sub>SS</sub>	ground supply current		-	±100	mA
P <sub>tot</sub>	total power dissipation		-	400	mW
T <sub>stg</sub>	storage temperature		-60	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C
T <sub>j(max)</sub>	maximum junction temperature		<u>[1]</u> -	125	°C

[1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 125 °C.

## **10. Thermal characteristics**

Table 6.	Thermal characteristics						
Symbol	ol Parameter Conditions Typ						
R <sub>th(j-a)</sub>	thermal resistance from junction	SO8 package	158	°C/W			
	to ambient	TSSOP8 package	120	°C/W			

## **11. Static characteristics**

#### Static characteristics at $V_{DD}$ = 2.3 V to 3.6 V Table 7.

 $V_{SS} = 0 V$ ;  $T_{amb} = -40 \degree C$  to +85  $\degree C$ ; unless otherwise specified. See <u>Table 8</u> for  $V_{DD} = 3.6 V$  to 5.5 V.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply						
V <sub>DD</sub>	supply voltage		2.3	-	3.6	V
I <sub>DD</sub>	supply current	operating mode; $V_{DD} = 3.6 V$ ; no load; $V_I = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 100 \text{ kHz}$	-	20	50	μA
I <sub>stb</sub>	standby current	standby mode; $V_{DD} = 3.6 V$ ; no load; $V_I = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 0 \text{ kHz}$	-	0.1	1	μA
V <sub>POR</sub>	power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$	[1] -	1.6	2.1	V
Input SC	L; input/output SDA					
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	-	-	mA
			2.5 <mark>[2]</mark>	-	-	mA
		V <sub>OL</sub> = 0.6 V	6	-	-	mA
			5.5 <mark>2</mark>	-	-	mA
۱L	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μA
Ci	input capacitance	$V_{I} = V_{SS}$	-	7	8	pF
Pass gate	e					
R <sub>on</sub>	ON-state resistance	$V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}; V_{O} = 0.4 \text{ V};$ $I_{O} = 15 \text{ mA}$	5	11	31	Ω
		$V_{DD}$ = 2.3 V to 2.7 V; $V_{O}$ = 0.4 V; $I_{O}$ = 10 mA	7	16	55	Ω
V <sub>o(sw)</sub>	switch output voltage	$V_{i(sw)} = V_{DD} = 3.3 \text{ V}; I_{o(sw)} = -100 \ \mu\text{A}$	-	1.9	-	V
			1.6	-	2.8	V
		$V_{i(sw)} = V_{DD} = 2.5 \text{ V}; I_{o(sw)} = -100 \mu\text{A}$	-	1.5	-	V
			1.1	-	2.0	V
IL	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μA
C <sub>io</sub>	input/output capacitance	$V_{I} = V_{SS}$	-	2.5	5	pF

[1]  $V_{DD}$  must be lowered to 0.2 V for at least 5  $\mu$ s in order to reset part.

[2] For PCA9540BDP/Q900 at -40 °C to +105 °C

2-channel I<sup>2</sup>C-bus multiplexer

#### Table 8.

Table 8.Static characteristics at  $V_{DD} = 3.6$  V to 5.5 V $V_{SS} = 0$  V;  $T_{amb} = -40$  °C to +85 °C; unless otherwise specified.See Table 7 for  $V_{DD} = 2.3$  V to 3.6 V.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply						
V <sub>DD</sub>	supply voltage		3.6	-	5.5	V
I <sub>DD</sub>	supply current	operating mode; $V_{DD} = 5.5 \text{ V}$ ; no load; $V_1 = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 100 \text{ kHz}$	-	65	100	μA
I <sub>stb</sub>	standby current	standby mode; $V_{DD} = 5.5 V$ ; no load; $V_I = V_{DD}$ or $V_{SS}$	-	0.3	1	μA
V <sub>POR</sub>	power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$	[1] -	1.6	2.1	V
Input SC	L; input/output SDA					
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
l <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	-	-	mA
			2.5[2]	-	-	mA
		V <sub>OL</sub> = 0.6 V	6	-	-	mA
			5.5[2]	-	-	mA
IIL	LOW-level input current	$V_1 = V_{SS}$	-1	-	+1	μA
I <sub>IH</sub>	HIGH-level input current	$V_{I} = V_{DD}$	-1	-	+1	μA
Ci	input capacitance	$V_1 = V_{SS}$	-	6	8	pF
Pass gat	e					
R <sub>on</sub>	ON-state resistance	$V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}; V_O = 0.4 \text{ V};$ $I_O = 15 \text{ mA}$	4	9	24	Ω
V <sub>o(sw)</sub>	switch output voltage	$V_{i(sw)} = V_{DD} = 5.0 \text{ V}; I_{o(sw)} = -100 \mu\text{A}$	-	3.6	-	V
		$\label{eq:Visw} \begin{split} V_{i(sw)} &= V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}; \\ I_{o(sw)} &= -100  \mu\text{A} \end{split}$	2.6	-	4.5	V
IL	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μA
C <sub>io</sub>	input/output capacitance	$V_{I} = V_{SS}$	-	2.5	5	pF

[1]  $V_{DD}$  must be lowered to 0.2 V for at least 5  $\mu$ s in order to reset part.

[2] For PCA9540BDP/Q900 at -40 °C to +105 °C

## **12. Dynamic characteristics**

Table 9.Dynamic characteristics	
---------------------------------	--

Symbol	Parameter	Conditions		rd-mode ·bus	Fast-mode I <sup>2</sup>	Unit	
			Min	Max	Min	Max	
t <sub>PD</sub>	propagation delay	from SDA to SDx, or SCL to SCx	-	0.3[1]	-	0.3 <mark>[1]</mark>	ns
f <sub>SCL</sub>	SCL clock frequency		0	100	0	400	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition		4.7	-	1.3	-	μS
t <sub>HD;STA</sub>	hold time (repeated) START condition	[2]	4.0	-	0.6	-	μS
t <sub>LOW</sub>	LOW period of the SCL clock		4.7	-	1.3	-	μS
t <sub>ніGH</sub>	HIGH period of the SCL clock		4.0	-	0.6	-	μS
t <sub>SU;STA</sub>	set-up time for a repeated START condition		4.7	-	0.6	-	μS
t <sub>SU;STO</sub>	set-up time for STOP condition		4.0	-	0.6	-	μs
t <sub>HD;DAT</sub>	data hold time		0[3]	3.45	0[3]	0.9	μS
t <sub>SU;DAT</sub>	data set-up time		250	-	100	-	ns
t <sub>r</sub>	rise time of both SDA and SCL signals		-	1000	20 + 0.1C <sub>b</sub> <sup>[4]</sup>	300	ns
t <sub>f</sub>	fall time of both SDA and SCL signals		-	300	20 + 0.1C <sub>b</sub> <sup>[4]</sup>	300	ns
C <sub>b</sub>	capacitive load for each bus line		-	400	-	400	pF
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter		-	50	-	50	ns
t <sub>VD;DAT</sub>	data valid time	HIGH-to-LOW 5	-	1	-	1	μs
		LOW-to-HIGH [5]	-	0.6	-	0.6	μS
t <sub>VD;ACK</sub>	data valid acknowledge time		-	1	-	1	μS

[1] Pass gate propagation delay is calculated from the 20  $\Omega$  typical R<sub>on</sub> and the 15 pF load capacitance.

[2] After this period, the first clock pulse is generated.

[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH(min)</sub> of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.

 $\label{eq:cb} [4] \quad C_b = total \ capacitance \ of \ one \ bus \ line \ in \ pF.$ 

[5] Measurements taken with 1 k $\Omega$  pull-up resistor and 50 pF load.

## PCA9540B

### 2-channel I<sup>2</sup>C-bus multiplexer



## 13. Package outline



#### Fig 16. Package outline SOT96-1 (SO8)

PCA9540B

## 2-channel I<sup>2</sup>C-bus multiplexer

**PCA9540B** 



#### Fig 17. Package outline SOT505-1 (TSSOP8)

PCA9540B Product data sheet



XSON8: plastic extremely thin small outline package; no leads; 8 terminals: body 3 x 2 x 0.5 mm

Fig 18. Package outline SOT996-2 (XSON8)

PCA9540B

## 14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

#### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- · Package placement
- · Inspection and repair
- Lead-free soldering versus SnPb soldering

#### 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

PCA9540B

### 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 19) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 10 and 11

Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm <sup>3</sup> )				
	< 350	≥ 350			
< 2.5	235	220			
≥ 2.5	220	220			

#### Table 10. SnPb eutectic process (from J-STD-020D)

#### Table 11. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)					
	Volume (mm <sup>3</sup> )					
	< 350	350 to 2000	> 2000			
< 1.6	260	260	260			
1.6 to 2.5	260	250	245			
> 2.5	250	245	245			

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 19.

## 2-channel I<sup>2</sup>C-bus multiplexer

**PCA9540B** 



For further information on temperature profiles, refer to Application Note *AN10365 "Surface mount reflow soldering description"*.

#### 2-channel I<sup>2</sup>C-bus multiplexer

## 15. Soldering: PCB footprints





## PCA9540B

#### 2-channel I<sup>2</sup>C-bus multiplexer



PCA9540B

# PCA9540B

#### 2-channel I<sup>2</sup>C-bus multiplexer



PCA9540B

## **16. Abbreviations**

Table 12. Abbreviations				
Acronym	Description			
CDM	Charged-Device Model			
ESD	ElectroStatic Discharge			
HBM	Human Body Model			
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus			
I/O	Input/Output			
IC	Integrated Circuit			
LSB	Least Significant Bit			
POR	Power-On Reset			
SMBus	System Management Bus			

## **17. Revision history**

#### Table 13.Revision history

	Release date	Data sheet status	Change notice	Supersedes		
PCA9540B v.7.1	20180119	Product data sheet	-	PCA9540B v.7		
Modifications:	<ul> <li><u>Table 1 "Ordering information</u>", <u>Table note 1</u>: Corrected "PCA9538PW/Q900 to "PCA9540BDP/Q900"; added additional contact information</li> <li><u>Table 2 "Ordering options</u>": Removed DOD part numbers PCA9540BD,112 and PCA9540BDP/DG,118</li> </ul>					
PCA9540B v.7	20161031	Product data sheet	-	PCA9540B v.6		
Modifications:	<ul> <li>Added PCA9540BDP/Q900</li> <li><u>Table 7 "Static characteristics at V<sub>DD</sub> = 2.3 V to 3.6 V"</u>: Added I<sub>OL</sub> char data for PCA9540BDP/Q900</li> <li><u>Table 8 "Static characteristics at V<sub>DD</sub> = 3.6 V to 5.5 V"</u>: Added I<sub>OL</sub> char data for PCA9540BDP/Q900</li> </ul>					
PCA9540B v.6	20140505	Product data sheet	-	PCA9540B v.5		
Modifications:	<ul> <li>Corrected "XSON8U" to "XSON8" throughout data sheet (correction to documentation only; no change to device)</li> <li><u>Table 1 "Ordering information"</u>: corrected package description for XSON8 by deleting phrase "UTLP based" (correction to documentation only; no change to device)</li> <li><u>Table 2 "Ordering options"</u>: 'Packing method' descriptions are updated (text only, no change to packing method)</li> <li><u>Section 6.3 "Power-on reset</u>", first paragraph, third sentence corrected: from "Thereafter, V<sub>DD</sub> must be lowered below 0.2 V to reset the device." to "Thereafter, V<sub>DD</sub> must be lowered below 0.2 V for at least 5 μs in order to reset the device." (correction to documentation only; no change to device)</li> <li><u>Table 7 "Static characteristics at V<sub>DD</sub> = 2.3 V to 3.6 V"</u>: <u>Table note [1] corrected by inserting phrase "for at least 5 μs" (correction to documentation only; no change to device)</u></li> <li><u>Table 8 "Static characteristics at V<sub>DD</sub> = 3.6 V to 5.5 V"</u>: <u>Table note [1] corrected by inserting phrase "for at least 5 μs" (correction to documentation only; no change to device)</u></li> </ul>					
	<ul> <li>packing meth</li> <li><u>Section 6.3 "I</u> from "Therea to "Thereafter (correction to</li> <li><u>Table 7 "Stati</u> <u>Table note [1]</u> no change to</li> <li><u>Table 8 "Stati</u> <u>Table note [1]</u></li> </ul>	ering options": 'Packing method' c od) <u>Power-on reset</u> ", first paragraph, f fter, V <sub>DD</sub> must be lowered below 0.2 documentation only; no change 1 <u>c characteristics at V<sub>DD</sub> = 2.3 V to</u> <u>c characteristics at V<sub>DD</sub> = 3.6 V to</u> <u>c characteristics at V<sub>DD</sub> = 3.6 V to</u> <u>c characteristics at V<sub>DD</sub> = 3.6 V to</u> <u>c corrected by inserting phrase "for c characteristics at V<sub>DD</sub> = 3.6 V to <u>c characteristics at V<sub>DD</sub> = 3.6 V to</u></u>	lescriptions are upda third sentence correc 0.2 V to reset the dev V for at least 5 $\mu$ s in to device) 0.3.6 V": or at least 5 $\mu$ s" (correct 0.5.5 V":	ted (text only, no change to ted: ice." order to reset the device." ection to documentation only:		

Document ID	Release date	Data sheet status	Change notice	Supersedes			
PCA9540B v.4	20090903	Product data sheet	-	PCA9540B v.3			
PCA9540B v.3	20090528	Product data sheet	-	PCA9540B v.2			
PCA9540B v.2 (9397 750 13731)	20040929	Product data sheet	-	PCA9540B v.1			
PCA9540B v.1 (9397 750 12918)	20040413	Product data	-	-			

#### Table 13. Revision history ... continued