

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









PCA9546A

4-channel I²C-bus switch with reset Rev. 6 — 30 April 2014

Product data sheet

General description 1.

The PCA9546A is a quad bidirectional translating switch controlled via the I²C-bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. Any individual SCx/SDx channel or combination of channels can be selected, determined by the contents of the programmable control register.

An active LOW reset input allows the PCA9546A to recover from a situation where one of the downstream I²C-buses is stuck in a LOW state. Pulling the RESET pin LOW resets the I²C-bus state machine and causes all the channels to be deselected as does the internal Power-On Reset (POR) function.

The pass gates of the switches are constructed such that the V_{DD} pin can be used to limit the maximum high voltage which is passed by the PCA9546A. This allows the use of different bus voltages on each pair, so that 1.8 V or 2.5 V or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5 V tolerant.

Features and benefits 2.

- 1-of-4 bidirectional translating switches
- I²C-bus interface logic; compatible with SMBus standards
- Active LOW reset input
- 3 address pins allowing up to 8 devices on the I²C-bus
- Channel selection via I²C-bus, in any combination
- Power-up with all switch channels deselected
- Low Ron switches
- Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses
- No glitch on power-up
- Supports hot insertion
- Low standby current
- Operating power supply voltage range of 2.3 V to 5.5 V
- 5 V tolerant Inputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Three packages offered: SO16, TSSOP16, and HVQFN16



4-channel I²C-bus switch with reset

3. Ordering information

Table 1. Ordering information

PCA9546ABS	Topside				
	marking	Name	Description	Version	
PCA9546ABS	546A	HVQFN16	plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body $4\times4\times0.85$ mm	SOT629-1	
PCA9546AD	PCA9546AD	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1	
PCA9546APW	PA9546A				


3.1 Ordering options

Table 2. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature range
PCA9546ABS	PCA9546ABS,118	HVQFN16	Reel 13" Q1/T1 *Standard mark SMD	6000	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$
PCA9546AD	PCA9546AD,112	SO16	Standard marking * IC's tube - DSC bulk pack	1000	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$
	PCA9546AD,118	SO16	Reel 13" Q1/T1 *Standard mark SMD	2500	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$
PCA9546APW	PCA9546APW,112	TSSOP16	Standard marking * IC's tube - DSC bulk pack	2400	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$
	PCA9546APW,118	TSSOP16	Reel 13" Q1/T1 *Standard mark SMD	2500	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$

4-channel I²C-bus switch with reset


4. Block diagram



4-channel I2C-bus switch with reset

5. Pinning information

5.1 Pinning



4-channel I2C-bus switch with reset

5.2 Pin description

Table 3. Pin description

Symbol	Pin		Description
	SO16, TSSOP16	HVQFN16	
A0	1	15	address input 0
A1	2	16	address input 1
RESET	3	1	active LOW reset input
SD0	4	2	serial data 0
SC0	5	3	serial clock 0
SD1	6	4	serial data 1
SC1	7	5	serial clock 1
V_{SS}	8	6[1]	supply ground
SD2	9	7	serial data 2
SC2	10	8	serial clock 2
SD3	11	9	serial data 3
SC3	12	10	serial clock 3
A2	13	11	address input 2
SCL	14	12	serial clock line
SDA	15	13	serial data line
V_{DD}	16	14	supply voltage


^[1] HVQFN16 package die supply ground is connected to both the V_{SS} pin and the exposed center pad. The V_{SS} pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad must be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias must be incorporated in the PCB in the thermal pad region.

6. Functional description

Refer to Figure 1 "Block diagram of PCA9546A".

6.1 Device address

Following a START condition, the bus master must output the address of the slave it is accessing. The address of the PCA9546A is shown in Figure 5. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.




The last bit of the slave address defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

PCA9546A

4-channel I2C-bus switch with reset

6.2 Control register

Following the successful acknowledgement of the slave address, the bus master sends a byte to the PCA9546A, which is stored in the control register. If the PCA9546A receives multiple bytes, it saves the last byte received. This register can be written and read via the I^2C -bus.



6.2.1 Control register definition

One or several SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the PCA9546A has been addressed. The 4 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel will become active after a STOP condition has been placed on the I²C-bus. This ensures that all SCx/SDx lines are in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

D7	D6	D5	D4	В3	B2	B1	В0	Command
Х	Х	Х	Х	Х	Х	Х	0	channel 0 disabled
^	^	^	^	^	^	^	1	channel 0 enabled
Х	Х	Х	Х	Х	Х	0	X	channel 1 disabled
^	^	^	^	^	^	1	^	channel 1 enabled
Х	Х	Х	Х	Х	0	X	Х	channel 2 disabled
^	^	^	^	^	1	^	^	channel 2 enabled
X	Х	Х	Х	0	X	Х	Х	channel 3 disabled
^	^	^	^	1	^	^	^	channel 3 enabled
0	0	0	0	0	0	0	0	no channel selected; power-up/reset default state

Table 4. Control register: Write—channel selection; Read—channel status

Remark: Several channels can be enabled at the same time. Example: B3 = 0, B2 = 1, B1 = 1, B0 = 0, means that channel 0 and channel 3 are disabled and channel 1 and channel 2 are enabled. Care should be taken not to exceed the maximum bus capacitance.

4-channel I²C-bus switch with reset

6.3 RESET input

The $\overline{\text{RESET}}$ input is an active LOW signal which may be used to recover from a bus fault condition. By asserting this signal LOW for a minimum of $t_{w(rst)L}$, the PCA9546A resets its registers and I²C-bus state machine and deselects all channels. The $\overline{\text{RESET}}$ input must be connected to V_{DD} through a pull-up resistor.

6.4 Power-on reset

When power is applied to V_{DD} , an internal Power-On Reset (POR) holds the PCA9546A in a reset condition until V_{DD} has reached V_{POR} . At this point, the reset condition is released and the PCA9546A registers and I²C-bus state machine are initialized to their default states (all zeroes) causing all the channels to be deselected. Thereafter, V_{DD} must be lowered below 0.2 V for at least 5 μs in order to reset the device.

6.5 Voltage translation

The pass gate transistors of the PCA9546A are constructed such that the V_{DD} voltage can be used to limit the maximum voltage that is passed from one I^2C -bus to another.




Figure 7 shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in Section 11 "Static characteristics" of this data sheet). In order for the PCA9546A to act as a voltage translator, the $V_{o(sw)}$ voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then $V_{o(sw)}$ should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. Looking at Figure 7, we see that $V_{o(sw)(max)}$ is at 2.7 V when the PCA9546A supply voltage is 3.5 V or lower, so the PCA9546A supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see Figure 14).

4-channel I²C-bus switch with reset


More Information can be found in Application Note *AN262: PCA954X family of I²C/SMBus multiplexers and switches*.

7. Characteristics of the I²C-bus

The I²C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time are interpreted as control signals (see Figure 8).



7.2 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see <u>Figure 9</u>).




7.3 System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see <u>Figure 10</u>).

PCA9546A

4-channel I²C-bus switch with reset




7.4 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of 8 bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.


A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




4-channel I²C-bus switch with reset

7.5 Bus transactions

Data is transmitted to the PCA9546A control register using the Write mode as shown in Figure 12.




Data is read from PCA9546A using the Read mode as shown in Figure 13.



4-channel I²C-bus switch with reset

8. Application design-in information



4-channel I²C-bus switch with reset

9. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V_{SS} (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
l _l	input current		-	±20	mA
Io	output current		-	±25	mA
I _{DD}	supply current		-	±100	mA
I _{SS}	ground supply current		-	±100	mA
P _{tot}	total power dissipation		-	400	mW
T _{j(max)}	maximum junction temperature	[1]	-	125	°C
T _{stg}	storage temperature		-60	+150	°C
T _{amb}	ambient temperature	operating	-40	+85	°C

^[1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 125 °C.

10. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
R _{th(j-a)}	_	HVQFN16 package	40	°C/W
	to ambient	SO16 package	115	°C/W
		TSSOP16 package	160	°C/W

4-channel I²C-bus switch with reset

11. Static characteristics

Table 7. Static characteristics at $V_{DD} = 2.3 \text{ V}$ to 3.6 V

 $V_{SS} = 0 \text{ V}$; $T_{amb} = -40 \text{ °C to } +85 \text{ °C}$; unless otherwise specified. See <u>Table 8 on page 14</u> for $V_{DD} = 4.5 \text{ V}$ to 5.5 V.[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply				1		
V_{DD}	supply voltage		2.3	-	3.6	V
I _{DD}	supply current	operating mode; V _{DD} = 3.6 V; no load; V _I = V _{DD} or V _{SS} ; f _{SCL} = 100 kHz	-	16	50	μΑ
I _{stb}	standby current	standby mode; $V_{DD} = 3.6 \text{ V}$; no load; $V_{I} = V_{DD}$ or V_{SS}	-	0.1	1	μΑ
V _{POR}	power-on reset voltage	no load; $V_I = V_{DD}$ or V_{SS}	-	1.6	2.1	٧
Input SCI	-; input/output SDA			·	·	
V _{IL}	LOW-level input voltage		-0.5	-	+0.3V _{DD}	٧
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	6	٧
I _{OL}	LOW-level output current	V _{OL} = 0.4 V	3	-	-	mA
		V _{OL} = 0.6 V	6	-	-	mA
IL	leakage current	$V_I = V_{DD}$ or V_{SS}	-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$	-	12	13	pF
Select inp	outs A0 to A2, RESET			1		
V _{IL}	LOW-level input voltage		-0.5	-	+0.3V _{DD}	V
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	6	٧
ILI	input leakage current	pin at V _{DD} or V _{SS}	-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$	-	1.6	3	pF
Pass gate)				,	
R _{on}	ON-state resistance	$V_{DD} = 3.6 \text{ V}; V_O = 0.4 \text{ V}; I_O = 15 \text{ mA}$	5	11	30	Ω
		$V_{DD} = 2.3 \text{ V to } 2.7 \text{ V; } V_{O} = 0.4 \text{ V;}$ $I_{O} = 10 \text{ mA}$	7	16	55	Ω
V _{o(sw)}	switch output voltage	$V_{i(sw)} = V_{DD} = 3.3 \text{ V}; I_{o(sw)} = -100 \mu\text{A}$	-	1.9	-	٧
		$V_{i(sw)} = V_{DD} = 3.0 \text{ V to } 3.6 \text{ V};$ $I_{o(sw)} = -100 \mu\text{A}$	1.6	-	2.8	V
		$V_{i(sw)} = V_{DD} = 2.5 \text{ V}; I_{o(sw)} = -100 \mu\text{A}$	-	1.5	-	V
		$V_{i(sw)} = V_{DD} = 2.3 \text{ V to } 2.7 \text{ V};$ $I_{o(sw)} = -100 \mu\text{A}$	1.1	-	2.0	V
IL	leakage current	$V_I = V_{DD}$ or V_{SS}	-1	-	+1	μΑ
C _{io}	input/output capacitance	$V_I = V_{SS}$	-	3	5	pF
		1	-1			

^[1] For operation between published voltage ranges, refer to the worst-case parameter in both ranges.

^[2] In order to reset part, V_{DD} must be lowered to 0.2 V for at least 5 μs .

PCA9546A NXP Semiconductors

4-channel I²C-bus switch with reset

Table 8. Static characteristics at V_{DD} = 4.5 V to 5.5 V V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified. See <u>Table 7 on page 13</u> for V_{DD} = 2.3 V to 3.6 V.[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply		'				
V_{DD}	supply voltage		4.5	-	5.5	V
I _{DD}	supply current	operating mode; V_{DD} = 5.5 V; no load; V_{I} = V_{DD} or V_{SS} ; f_{SCL} = 100 kHz	-	65	100	μΑ
I _{stb}	standby current	standby mode; V _{DD} = 5.5 V; no load; V _I = V _{DD} or V _{SS}	-	0.3	1	μΑ
V _{POR}	power-on reset voltage	no load; $V_I = V_{DD}$ or V_{SS} [2]	-	1.7	2.1	V
Input SCL	.; input/output SDA		1		'	,
V _{IL}	LOW-level input voltage		-0.5	-	+0.3V _{DD}	V
V _{IH}	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
I _{OL}	LOW-level output current	V _{OL} = 0.4 V	3	-	-	mA
		V _{OL} = 0.6 V	6	-	-	mA
I _{IL}	LOW-level input current	$V_I = V_{SS}$	-1	-	+1	μΑ
I _{IH}	HIGH-level input current	$V_I = V_{DD}$	-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$	-	12	13	pF
Select inp	outs A0 to A2, RESET			·		
V _{IL}	LOW-level input voltage		-0.5	-	+0.3V _{DD}	V
V _{IH}	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
ILI	input leakage current	pin at V _{DD} or V _{SS}	-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$	-	2	3	pF
Pass gate)			·		
R _{on}	ON-state resistance	$V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}; V_{O} = 0.4 \text{ V};$ $I_{O} = 15 \text{ mA}$	4	9	24	Ω
$V_{o(sw)}$	switch output voltage	$V_{i(sw)} = V_{DD} = 5.0 \text{ V};$ $I_{o(sw)} = -100 \mu\text{A}$	-	3.6	-	V
		$\begin{aligned} V_{i(sw)} &= V_{DD} = 4.5 \text{ V to } 5.5 \text{ V;} \\ I_{o(sw)} &= -100 \mu\text{A} \end{aligned}$	2.6	-	4.5	V
IL	leakage current	$V_I = V_{DD}$ or V_{SS}	-1	-	+1	μΑ
C _{io}	input/output capacitance	$V_I = V_{SS}$	-	3	5	pF

^[1] For operation between published voltage ranges, refer to the worst-case parameter in both ranges.

In order to reset part, V_{DD} must be lowered to 0.2 V for at least 5 μs .

4-channel I²C-bus switch with reset

12. Dynamic characteristics

Table 9. Dynamic characteristics

Symbol	Parameter	Conditions		Standard I ² C-k		Fast-mode I	0 400 k 1.3 - μ 0.6 - μ 1.3 - μ 0.6 - μ 0.7 - 100 - π 0 + 0.1C _b [4] 300 π - 400 p - 50 π			
				Min	Max	Min	Max			
t _{PD}	propagation delay	from SDA to SDx, or SCL to SCx		-	0.3[1]	-	0.3[1]	ns		
f _{SCL}	SCL clock frequency			0	100	0	400	kHz		
t _{BUF}	bus free time between a STOP and START condition			4.7	-	1.3	-	μS		
t _{HD;STA}	hold time (repeated) START condition	[2]	4.0	-	0.6	-	μS		
t _{LOW}	LOW period of the SCL clock			4.7	-	1.3	-	μS		
t _{HIGH}	HIGH period of the SCL clock			4.0	-	0.6	-	μS		
t _{SU;STA}	set-up time for a repeated START condition			4.7	-	0.6	-	μS		
t _{SU;STO}	set-up time for STOP condition			4.0	-	0.6	-	μS		
t _{HD;DAT}	data hold time			0[3]	3.45	0[3]	0.9	μS		
t _{SU;DAT}	data set-up time			250	-	100	-	ns		
t _r	rise time of both SDA and SCL signals			-	1000	20 + 0.1C _b [4]	300	ns		
t _f	fall time of both SDA and SCL signals			-	300	$20 + 0.1C_{b}^{4}$	300	ns		
C _b	capacitive load for each bus line			-	400	-	400	рF		
t _{SP}	pulse width of spikes that must be suppressed by the input filter			-	50	-	50	ns		
t _{VD;DAT}	data valid time	HIGH-to-LOW	5]	-	1	-	1	μS		
		LOW-to-HIGH	5]	-	0.6	-	0.6	μS		
t _{VD;ACK}	data valid acknowledge time			-	1	-	1	μS		
RESET										
t _{w(rst)L}	LOW-level reset time			4	-	4	-	ns		
t _{rst}	reset time	SDA clear		500	-	500	-	ns		
t _{REC;STA}	recovery time to START condition			0	-	0	-	ns		

^[1] Pass gate propagation delay is calculated from the 20 Ω typical R_{on} and the 15 pF load capacitance.


^[2] After this period, the first clock pulse is generated.


^[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IH(min)} of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.


^[4] $C_b = \text{total capacitance of one bus line in pF.}$

^[5] Measurements taken with 1 $k\Omega$ pull-up resistor and 50 pF load.

4-channel I2C-bus switch with reset








PCA9546A NXP Semiconductors

4-channel I²C-bus switch with reset

13. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	1330E DATE
SOT109-1	076E07	MS-012				99-12-27 03-02-19

Fig 18. Package outline SOT109-1 (SO16)


All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

4-channel I²C-bus switch with reset

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	C	D ⁽¹⁾	E ⁽²⁾	e	HE	L	Lp	Q	>	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE	
		IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
	SOT403-1		MO-153				-99-12-27 03-02-18	
	301403-1		WO-133				<u> </u>	03-02-18

Fig 19. Package outline SOT403-1 (TSSOP16)

PCA9546A

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

4-channel I2C-bus switch with reset

HVQFN16: plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body $4 \times 4 \times 0.85 \text{ mm}$

SOT629-1




Fig 20. Package outline SOT629-1 (HVQFN16)

PCA9546A

All information provided in this document is subject to legal disclaimers.

4-channel I2C-bus switch with reset

14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- · Through-hole components
- · Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- · The moisture sensitivity level of the packages
- · Package placement
- · Inspection and repair
- Lead-free soldering versus SnPb soldering

14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- · Solder bath specifications, including temperature and impurities

PCA9546A

4-channel I2C-bus switch with reset

14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 21</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is
 heated to the peak temperature) and cooling down. It is imperative that the peak
 temperature is high enough for the solder to make reliable solder joints (a solder paste
 characteristic). In addition, the peak temperature must be low enough that the
 packages and/or boards are not damaged. The peak temperature of the package
 depends on package thickness and volume and is classified in accordance with
 Table 10 and 11

Table 10. SnPb eutectic process (from J-STD-020D)

ackage thickness (mm)	Package reflow temperature (°C) Volume (mm³)		
	< 350	≥ 350	
< 2.5	235	220	
≥ 2.5	220	220	


Table 11. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C) Volume (mm³)				
	< 350	350 to 2000	> 2000		
< 1.6	260	260	260		
1.6 to 2.5	260	250	245		
> 2.5	250	245	245		

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 21.

4-channel I²C-bus switch with reset



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

PCA9546A NXP Semiconductors

4-channel I2C-bus switch with reset

15. Soldering: PCB footprints




Fig 22. PCB footprint for SOT109-1 (SO16); reflow soldering

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

4-channel I2C-bus switch with reset




Fig 23. PCB footprint for SOT403-1 (TSSOP16); reflow soldering

4-channel I2C-bus switch with reset




Fig 24. PCB footprint for SOT629-1 (HVQFN16); reflow soldering