# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# PCA9547 8-channel I<sup>2</sup>C-bus multiplexer with reset Rev. 4 – 1 April 2014

**Product data sheet** 

### 1. General description

The PCA9547 is an octal bidirectional translating multiplexer controlled by the I<sup>2</sup>C-bus. The SCL/SDA upstream pair fans out to eight downstream pairs, or channels. Only one SCx/SDx channel can be selected at a time, determined by the contents of the programmable control register. The device powers up with Channel 0 connected, allowing immediate communication between the master and downstream devices on that channel.

An active LOW reset input allows the PCA9547 to recover from a situation where one of the downstream I<sup>2</sup>C-buses is stuck in a LOW state. Pulling the RESET pin LOW resets the I<sup>2</sup>C-bus state machine causing all the channels to be deselected, except Channel 0 so that the master can regain control of the bus.

The pass gates of the multiplexers are constructed such that the V<sub>DD</sub> pin can be used to limit the maximum high voltage which will be passed by the PCA9547. This allows the use of different bus voltages on each pair, so that 1.8 V, 2.5 V, or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5 V tolerant.

### 2. Features and benefits

- 1-of-8 bidirectional translating multiplexer
- I<sup>2</sup>C-bus interface logic; compatible with SMBus standards
- Active LOW RESET input
- 3 address pins allowing up to 8 devices on the I<sup>2</sup>C-bus
- Channel selection via I<sup>2</sup>C-bus, one channel at a time
- Power-up with all channels deselected except Channel 0 which is connected
- Low R<sub>on</sub> multiplexers
- Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses
- No glitch on power-up
- Supports hot insertion
- Low standby current
- Operating power supply voltage range of 2.3 V to 5.5 V
- 5 V tolerant inputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: SO24, TSSOP24, HVQFN24



### 3. Ordering information

#### Table 1. Ordering information

Type number	•		Package					
marking		Name	Description	Version				
PCA9547D	PCA9547D	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1				
PCA9547PW	PCA9547PW	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1				
PCA9547BS	9547	HVQFN24	plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body $4 \times 4 \times 0.85$ mm	SOT616-1				


### 3.1 Ordering options

#### Table 2. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature range
PCA9547D	PCA9547D,112	SO24	Standard marking * IC's tube - DSC bulk pack	1200	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$
	PCA9547D,118	SO24	Reel 13" Q1/T1 *Standard mark SMD	1000	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$
PCA9547PW	PCA9547PW,112	TSSOP24	Standard marking * IC's tube - DSC bulk pack	1575	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$
	PCA9547PW,118	TSSOP24	Reel 13" Q1/T1 *Standard mark SMD	2500	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$
PCA9547BS	PCA9547BS,118	HVQFN24	Reel 13" Q1/T1 *Standard mark SMD	6000	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$


### 8-channel I<sup>2</sup>C-bus multiplexer with reset

### 4. Block diagram



### 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

Symbol	Pin		Description		
	SO24, TSSOP24	HVQFN24			
A0	1	22	address input 0		
A1	2	23	address input 1		
RESET	3	24	active LOW reset input		
SD0	4	1	serial data output 0		
SC0	5	2	serial clock output 0		
SD1	6	3	serial data output 1		
SC1	7	4	serial clock output 1		
SD2	8	5	serial data output 2		
SC2	9	6	serial clock output 2		
SD3	10	7	serial data output 3		
SC3	11	8	serial clock output 3		
V <sub>SS</sub>	12	9 <mark>[1]</mark>	supply ground		
SD4	13	10	serial data output 4		
SC4	14	11	serial clock output 4		
SD5	15	12	serial data output 5		
SC5	16	13	serial clock output 5		
SD6	17	14	serial data output 6		
SC6	18	15	serial clock output 6		
SD7	19	16	serial data output 7		
SC7	20	17	serial clock output 7		
A2	21	18	address input 2		
SCL	22	19	serial clock line		
SDA	23	20	serial data line		
V <sub>DD</sub>	24	21	supply voltage		


[1] HVQFN24 package die supply ground is connected to both the V<sub>SS</sub> pin and the exposed center pad. The V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.

5 of 30

### 6. Functional description

### 6.1 Device addressing


Following a START condition, the bus master must output the address of the slave it is accessing. The address of the PCA9547 is shown in <u>Figure 5</u>. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.



The last bit of the slave address defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

### 6.2 Control register

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9547, which will be stored in the Control register. If multiple bytes are received by the PCA9547, it will save the last byte received. This register can be written and read via the I<sup>2</sup>C-bus.



### 6.2.1 Control register definition

A SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the PCA9547 has been addressed. The 4 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel will become active after a STOP condition has been placed on the I<sup>2</sup>C-bus. This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

### 8-channel I<sup>2</sup>C-bus multiplexer with reset

D7	D6	D5	D4	B3	B2	B1	B0	Command
Х	Х	Х	Х	0	Х	Х	Х	no channel selected
Х	Х	Х	Х	1	0	0	0	channel 0 enabled
Х	Х	Х	Х	1	0	0	1	channel 1 enabled
Х	Х	Х	Х	1	0	1	0	channel 2 enabled
Х	Х	Х	Х	1	0	1	1	channel 3 enabled
Х	Х	Х	Х	1	1	0	0	channel 4 enabled
Х	Х	Х	Х	1	1	0	1	channel 5 enabled
Х	Х	Х	Х	1	1	1	0	channel 6 enabled
Х	Х	Х	Х	1	1	1	1	channel 7 enabled
0	0	0	0	1	0	0	0	channel 0 enabled; power-up/reset default stat

#### Table 4.Control register

### 6.3 **RESET** input

The RESET input is an active LOW signal which may be used to recover from a bus fault condition. By asserting this signal LOW for a minimum of  $t_{w(rst)L}$ , the PCA9547 will reset its register and I<sup>2</sup>C-bus state machine and will deselect all channels except channel 0. The RESET input must be connected to V<sub>DD</sub> through a pull-up resistor.


#### 6.4 Power-on reset

When power is applied to V<sub>DD</sub>, an internal Power-On Reset (POR) holds the PCA9547 in a reset condition until V<sub>DD</sub> has reached V<sub>POR</sub>. At this point, the reset condition is released and the PCA9547 register and I<sup>2</sup>C-bus state machine are initialized to their default states, causing all the channels to be deselected except channel 0. Thereafter, V<sub>DD</sub> must be lowered below 0.2 V for at least 5  $\mu$ s in order to reset the device.

7 of 30

### 6.5 Voltage translation

The pass gate transistors of the PCA9547 are constructed such that the  $V_{DD}$  voltage can be used to limit the maximum voltage that will be passed from one I<sup>2</sup>C-bus to another.



<u>Figure 7</u> shows the voltage characteristics of the pass gate transistors (note that the PCA9547 is only tested at the points specified in <u>Section 11 "Static characteristics"</u> of this data sheet). In order for the PCA9547 to act as a voltage translator, the V<sub>o(mux)</sub> voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then V<sub>o(mux)</sub> should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. Looking at <u>Figure 7</u>, we see that V<sub>o(mux)(max)</sub> will be at 2.7 V when the PCA9547 supply voltage is 3.5 V or lower so the PCA9547 supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see <u>Figure 14</u>).


More information can be found in *Application Note AN262, PCA954X family of I<sup>2</sup>C/SMBus multiplexers and switches.* 

### 7. Characteristics of the l<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


### 7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 8).




### 7.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 9.)



### 7.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 10).




### 7.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.


A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




### 7.4 Bus transactions

Data is transmitted to the PCA9547 control register using the Write mode as shown in Figure 12.




Data is read from PCA9547 using the Read mode as shown in Figure 13.



11 of 30

### 8-channel I<sup>2</sup>C-bus multiplexer with reset



#### Application design-in information 8.

PCA9547 **Product data sheet** 

#### Limiting values 9.

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
l <sub>l</sub>	input current		-20	+20	mA
lo	output current		-25	+25	mA
I <sub>DD</sub>	supply current		-100	+100	mA
I <sub>SS</sub>	ground supply current		-100	+100	mA
P <sub>tot</sub>	total power dissipation		-	400	mW
T <sub>j(max)</sub>	maximum junction temperature	[1]	-	+125	°C
T <sub>stg</sub>	storage temperature		-60	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C

[1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 125 °C.

### **10. Thermal characteristics**

Table 6.   Thermal characteristics						
Symbol	Parameter	Conditions	Тур	Unit		
R <sub>th(j-a)</sub>	thermal resistance from junction	HVQFN24 package	40	°C/W		
	to ambient	SO24 package	77	°C/W		
		TSSOP24 package	128	°C/W		

### 11. Static characteristics

#### Table 7. Static characteristics at V<sub>DD</sub> = 2.3 V to 3.6 V

 $V_{SS} = 0 V$ ;  $T_{amb} = -40 \degree C$  to +85  $\degree C$ ; unless otherwise specified. See <u>Table 8 on page 15</u> for  $V_{DD} = 4.5 V$  to 5.5 V.[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply			1			
V <sub>DD</sub>	supply voltage		2.3	-	3.6	V
I <sub>DD</sub>	supply current	operating mode; $V_{DD}$ = 3.6 V; no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub> ; f <sub>SCL</sub> = 100 kHz	-	20	50	μA
I <sub>stb</sub>	standby current	Standby mode; $V_{DD}$ = 3.6 V; no load; $V_I$ = $V_{DD}$ or $V_{SS}$	-	0.1	2	μA
V <sub>POR</sub>	power-on reset voltage	no load; $V_1 = V_{DD}$ or $V_{SS}$ [2]	-	1.6	2.1	V
Input SCI	; input/output SDA					
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	-	-	mA
		V <sub>OL</sub> = 0.6 V	6	-	-	mA
۱ <sub>L</sub>	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μA
Ci	input capacitance	$V_{I} = V_{SS}$	-	14	19	pF
Select in	outs A0, A1, A2, RESET		1			
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
ILI	input leakage current	pin at $V_{DD}$ or $V_{SS}$	-1	-	+1	μA
Ci	input capacitance	$V_{I} = V_{SS}$	-	2	5	pF
Pass gate	9		1			
R <sub>on</sub>	ON-state resistance	multiplexer; $V_{DD}$ = 3.6 V; $V_O$ = 0.4 V; $I_O$ = 15 mA	5	11	30	Ω
		multiplexer; $V_{DD}$ = 2.3 V to 2.7 V; V <sub>O</sub> = 0.4 V; I <sub>O</sub> = 10 mA	7	16	55	Ω
V <sub>o(mux)</sub>	multiplexer output voltage	$V_{i(mux)} = V_{DD} = 3.3 \text{ V}; I_{o(mux)} = -100 \mu\text{A}$	-	1.9	-	V
		$V_{i(mux)} = V_{DD} = 3.0 \text{ V to } 3.6 \text{ V};$ $I_{o(mux)} = -100 \mu\text{A}$	1.6	-	2.8	V
		$V_{o(mux)} = V_{DD} = 2.5 V;$ $I_{o(mux)} = -100 \ \mu A$	-	1.5	-	V
		$V_{o(mux)} = V_{DD} = 2.3 \text{ V to } 2.7 \text{ V};$ $I_{o(mux)} = -100 \mu\text{A}$	0.9	-	2.0	V
۱ <sub>L</sub>	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μA
Cio	input/output capacitance	$V_{I} = V_{SS}$	-	3	5	pF

[1] For operation between published voltage ranges, refer to the worst-case parameter in both ranges.

[2]  $V_{DD}$  must be lowered to 0.2 V for at least 5  $\mu$ s in order to reset part.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply						
V <sub>DD</sub>	supply voltage		4.5	-	5.5	V
I <sub>DD</sub>	supply current	operating mode; $V_{DD}$ = 5.5 V; no load; $V_I$ = $V_{DD}$ or $V_{SS}$ ; $f_{SCL}$ = 100 kHz	-	65	100	μA
I <sub>stb</sub>	standby current	Standby mode; $V_{DD} = 5.5 V$ ; no load; $V_I = V_{DD}$ or $V_{SS}$	-	0.6	2	μA
V <sub>POR</sub>	power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$ [2]	-	1.7	2.1	V
Input SCI	L; input/output SDA					
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
I <sub>OL</sub> L	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	-	-	mA
		V <sub>OL</sub> = 0.6 V	6	-	-	mA
IIL	LOW-level input current	$V_{I} = V_{SS}$	-1	-	+1	μA
I <sub>IH</sub>	HIGH-level input current	$V_{I} = V_{SS}$	-1	-	+1	μA
Ci	input capacitance	$V_{I} = V_{SS}$	-	14	19	pF
Select in	outs A0, A1, A2, RESET					
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
ILI	input leakage current	pin at $V_{DD}$ or $V_{SS}$	-1	-	+1	μA
Ci	input capacitance	$V_{I} = V_{SS}$	-	2	5	pF
Pass gate	9					
R <sub>on</sub>	ON-state resistance	multiplexer; $V_{DD}$ = 4.5 V to 5.5 V; V <sub>O</sub> = 0.4 V; I <sub>O</sub> = 15 mA	4	9	24	Ω
V <sub>o(mux)</sub>	multiplexer output voltage		-	3.6	-	V
			2.6	-	4.5	V
IL	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μA
Cio	input/output capacitance	$V_{I} = V_{SS}$	-	3	5	pF

**Table 8.** Static characteristics at  $V_{DD} = 4.5 \text{ V}$  to 5.5 V  $V_{CC} = 0 \text{ V}$ :  $T_{amb} = -40 \text{ °C}$  to +85 °C: unless otherwise specified. See Table 7 on page 14 for  $V_{CC}$ 23V to 36V[1]

[1] For operation between published voltage ranges, refer to the worst-case parameter in both ranges.

[2]  $V_{DD}$  must be lowered to 0.2 V for at least 5  $\mu$ s in order to reset part.

### **12. Dynamic characteristics**

#### Table 9.Dynamic characteristics

Symbol	Parameter	Conditions	Standard-mode I <sup>2</sup> C-bus		Fast-mode I <sup>2</sup> C-bus		Unit
			Min	Max	Min	Max	
t <sub>PD</sub>	propagation delay	from SDA to SDx, or SCL to SCx	-	0.3[1]	-	0.3 <mark>[1]</mark>	ns
f <sub>SCL</sub>	SCL clock frequency		0	100	0	400	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition		4.7	-	1.3	-	μS
t <sub>HD;STA</sub>	hold time (repeated) START condition	[2]	4.0	-	0.6	-	μS
t <sub>LOW</sub>	LOW period of the SCL clock		4.7	-	1.3	-	μS
t <sub>ніGH</sub>	HIGH period of the SCL clock		4.0	-	0.6	-	μS
t <sub>SU;STA</sub>	set-up time for a repeated START condition		4.7	-	0.6	-	μS
t <sub>SU;STO</sub>	set-up time for STOP condition		4.0	-	0.6	-	μS
t <sub>HD;DAT</sub>	data hold time		0[3]	3.45	0[3]	0.9	μS
t <sub>SU;DAT</sub>	data set-up time		250	-	100	-	ns
t <sub>r</sub>	rise time of both SDA and SCL signals		-	1000	20 + 0.1C <sub>b</sub> [4]	300	ns
t <sub>f</sub>	fall time of both SDA and SCL signals		-	300	20 + 0.1C <sub>b</sub> [4]	300	ns
Cb	capacitive load for each bus line		-	400	-	400	pF
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter		-	50	-	50	ns
t <sub>VD;DAT</sub>	data valid time	HIGH-to-LOW <sup>[5]</sup>	-	1	-	1	μS
		LOW-to-HIGH [5]	-	0.6	-	0.6	μS
t <sub>VD;ACK</sub>	data valid acknowledge time		-	1	-	1	μS
RESET							
t <sub>w(rst)L</sub>	LOW-level reset time		4	-	4	-	ns
t <sub>rst</sub>	reset time	SDA clear	500	-	500	-	ns
t <sub>rec(rst)</sub>	reset recovery time		0	-	0	-	ns

[1] Pass gate propagation delay is calculated from the 20  $\Omega$  typical R<sub>on</sub> and the 15 pF load capacitance.

[2] After this period, the first clock pulse is generated.

[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH(min)</sub> of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.

[4]  $C_b = total capacitance of one bus line in pF.$ 


[5] Measurements taken with 1 k $\Omega$  pull-up resistor and 50 pF load.

16 of 30


### **NXP Semiconductors**

### 8-channel I<sup>2</sup>C-bus multiplexer with reset

**PCA9547** 



### Fig 15. Definition of timing on the I<sup>2</sup>C-bus




### **NXP Semiconductors**

# **PCA9547**

8-channel I<sup>2</sup>C-bus multiplexer with reset


### 13. Package outline



#### Fig 17. SO24 package outline (SOT137-1)

PCA9547 Product data sheet

### 8-channel I<sup>2</sup>C-bus multiplexer with reset




#### Fig 18. TSSOP24 package outline (SOT355-1)

All information provided in this document is subject to legal disclaimers.

PCA9547

8-channel I<sup>2</sup>C-bus multiplexer with reset



# HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.85 mm

SOT616-1

#### Fig 19. HVQFN24 package outline (SOT616-1)

PCA9547 Product data sheet

### 14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- · Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- · The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- · Solder bath specifications, including temperature and impurities

### 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 20</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 10 and 11

#### Table 10. SnPb eutectic process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C) Volume (mm <sup>3</sup> )				
	< 350	≥ 350			
< 2.5	235	220			
≥ 2.5	220	220			


#### Table 11. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)   Volume (mm <sup>3</sup> )   2000   < 350 350 to 2000 > 2000				
< 1.6	260	260	260		
1.6 to 2.5	260	250	245		
> 2.5	250	245	245		

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 20.


### 8-channel I<sup>2</sup>C-bus multiplexer with reset



For further information on temperature profiles, refer to Application Note *AN10365 "Surface mount reflow soldering description"*.

8-channel I<sup>2</sup>C-bus multiplexer with reset

### 15. Soldering: PCB footprints




### Fig 21. PCB footprint for SOT137-1 (SO24); reflow soldering

All information provided in this document is subject to legal disclaimers.

PCA9547

### **NXP Semiconductors**

### 8-channel I<sup>2</sup>C-bus multiplexer with reset



#### Fig 22. PCB footprint for SOT355-1 (TSSOP24); reflow soldering

PCA9547 **Product data sheet** 

**PCA9547**