# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## **PCA9672**

Remote 8-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

Rev. 3 — 27 May 2013

**Product data sheet** 

### 1. General description

The PCA9672 provides general-purpose remote I/O expansion via the two-wire bidirectional I<sup>2</sup>C-bus (serial clock (SCL), serial data (SDA)).

The devices consist of eight quasi-bidirectional ports, 1 MHz 30 mA drive I<sup>2</sup>C-bus interface, three hardware address inputs and a reset input operating between 2.3 V and 5.5 V. 1 MHz I<sup>2</sup>C-bus Fast-mode Plus (Fm+) can support PWM dimming of LEDs, and higher I<sup>2</sup>C-bus drive 30 mA allows more devices to be on the bus without the need for bus buffers. The quasi-bidirectional port can be independently assigned as an input to monitor interrupt status or keypads, or as an output to activate indicator devices such as LEDs. The system master can read from the input port or write to the output port through a single register.

The low current consumption of 2.5  $\mu$ A (typical, static) is great for mobile applications and the latched output ports have 25 mA high current sink drive capability for directly driving LEDs.

The PCA9672 has two hardware address pins, allowing sixteen of each device to be on the same  $I^2$ C-bus without the need for bus buffers, so there can be supporting up to 128 I/Os (for example, 128 LEDs).

The active LOW open-drain interrupt output ( $\overline{INT}$ ) can be connected to the interrupt logic of the microcontroller and is activated when any input state differs from its corresponding input port register state. It is used to indicate to the microcontroller that an input state has changed and the device needs to be interrogated without the microcontroller continuously polling the input register via the l<sup>2</sup>C-bus.

The internal Power-On Reset (POR) and active LOW hardware reset pin ( $\overline{\text{RESET}}$ ) initialize the I/Os as inputs with a weak internal pull-up 100  $\mu$ A current source.

### 2. Features and benefits

- I<sup>2</sup>C-bus to parallel port expander
- 1 MHz I<sup>2</sup>C-bus interface (Fast-mode Plus I<sup>2</sup>C-bus)
- Operating supply voltage 2.3 V to 5.5 V with 5.5 V tolerant I/Os held to V<sub>DD</sub> with 100 μA current source
- 8-bit remote I/O pins that default to inputs at power-up
- Latched outputs with 25 mA sink capability directly drive LEDs
- Total package sink capability of 200 mA
- Active LOW reset input
- Active LOW open-drain interrupt output



- Sixteen programmable slave addresses using two address pins
- Readable device ID (manufacturer, device type, and revision)
- Software reset
- Low standby current (2.5 μA typical)
- −40 °C to +85 °C operation
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC standard JESD78 which exceeds 100 mA
- Packages offered: SO16, TSSOP16 and HVQFN16

### 3. Applications

- LED signs and displays
- Servers
- Keypads
- Industrial control
- Medical equipment
- PLCs
- Cellular telephones
- Mobile devices
- Gaming machines
- Instrumentation and test measurement

### 4. Ordering information

Table 1. Ord	dering inforn	nation									
Type number	-	Package	Package								
	marking	Name	Description	Version							
PCA9672BS	672	HVQFN1 6	plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body $3 \times 3 \times 0.85$ mm	SOT758-1							
PCA9672D	PCA9672D	SO16	plastic small outline package; 16 leads; body width 7.5 mm	SOT162-1							
PCA9672PW	PCA9672	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1							


### 4.1 Ordering options


Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature range
PCA9672BS	PCA9672BS,118	HVQFN16	Reel 13" Q1/T1 *standard mark SMD	6000	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$
PCA9672D	PCA9672D,512	SO16	Standard marking * tube dry pack	1920	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$
	PCA9672D,518	SO16	Reel 13" Q1/T1 *standard mark SMD dry pack	1000	$T_{amb} = -40 \text{ °C to } +85 \text{ °C}$
PCA9672PW	PCA9672PW,112	TSSOP16	Standard marking * IC's tube - DSC dry pack	2400	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$
	PCA9672PW,118	TSSOP16	Reel 13" Q1/T1 *standard mark SMD	2500	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$

## PCA9672

### Remote 8-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset


### 5. Block diagram





### 6. Pinning information

### 6.1 Pinning



### 6.2 Pin description

#### Table 3. Pin description

Symbol	Pin		Description
	SO16, TSSOP16	HVQFN16	_
AD0	1	15	address input 0
AD1	2	16	address input 1
RESET	3	1	reset input (active LOW)
P0	4	2	quasi-bidirectional I/O 0
P1	5	3	quasi-bidirectional I/O 1
P2	6	4	quasi-bidirectional I/O 2
P3	7	5	quasi-bidirectional I/O 3
V <sub>SS</sub>	8	6 <mark>11</mark>	supply ground
P4	9	7	quasi-bidirectional I/O 4
P5	10	8	quasi-bidirectional I/O 5
P6	11	9	quasi-bidirectional I/O 6

Table 3. Pin description continue	Table 3.	continued
-----------------------------------	----------	-----------

Symbol	Pin		Description				
	SO16, TSSOP16	HVQFN16					
P7	12	10	quasi-bidirectional I/O 7				
INT	13	11	interrupt output (active LOW)				
SCL	14	12	serial clock line				
SDA	15	13	serial data line				
V <sub>DD</sub>	16	14	supply voltage				

[1] HVQFN16 package die supply ground is connected to both the V<sub>SS</sub> pin and the exposed center pad. The V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.

### 7. Functional description


Refer to Figure 1 "Block diagram of PCA9672".

### 7.1 Device address

Following a START condition, the bus master must send the address of the slave it is accessing and the operation it wants to perform (read or write). The address format of the PCA9672 is shown in Figure 6. Slave address pins AD1 and AD0 are used to choose one of 16 slave addresses. These devices can monitor the change in SDA or SCL in addition to the static levels of  $V_{DD}$  or  $V_{SS}$  to decode four states allowing a larger address range. To conserve power, no internal pull-up resistors are incorporated on AD1 or AD0, so they must be externally connected to  $V_{DD}$ ,  $V_{SS}$  directly or through resistors, or to SCL or SDA directly. Address values depending on AD1 and AD0 can be found in Table 4 "PCA9672 address map".

**Remark:** When using the PCA9672 reserved I<sup>2</sup>C-bus addresses must be used with caution since they can interfere with:

- "reserved for future use" I<sup>2</sup>C-bus addresses (0000 011, 1111 101, 1111 110, 1111 111)
- slave devices that use the 10-bit addressing scheme (1111 0xx)
- High speed mode (Hs-mode) master code (0000 1xx)



The last bit of the first byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

When AD1 and AD0 are held to  $V_{DD}$  or  $V_{SS}$ , the same address as the PCF8574 or the newer PCA8574 with A2 held to  $V_{SS}$  is applied.

### 7.1.1 Address map


#### Table 4. PCA9672 address map

Pin conr	nectivity		1	Addr	ess c	of PC	A967	2		Address b	oyte value	7-bit
AD1	AD0	A6	A5	A4	A3	A2	A1	<b>A0</b>	R/W	Write	Read	hexadecimal address without R/W
SCL	$V_{SS}$	0	0	1	0	0	0	0	-	20h	21h	10h
SCL	$V_{DD}$	0	0	1	0	0	0	1	-	22h	23h	11h
SDA	$V_{SS}$	0	0	1	0	0	1	0	-	24h	25h	12h
SDA	$V_{DD}$	0	0	1	0	0	1	1	-	26h	27h	13h
SCL	SCL	0	0	1	1	0	0	0	-	30h	31h	18h
SCL	SDA	0	0	1	1	0	0	1	-	32h	33h	19h
SDA	SCL	0	0	1	1	0	1	0	-	34h	35h	1Ah
SDA	SDA	0	0	1	1	0	1	1	-	36h	37h	1Bh
$V_{SS}$	$V_{SS}$	0	1	0	0	0	0	0	-	40h	41h	20h
$V_{SS}$	$V_{DD}$	0	1	0	0	0	0	1	-	42h	43h	21h
$V_{DD}$	$V_{SS}$	0	1	0	0	0	1	0	-	44h	45h	22h
$V_{DD}$	$V_{DD}$	0	1	0	0	0	1	1	-	46h	47h	23h
$V_{SS}$	SCL	0	1	0	1	0	0	0	-	50h	51h	28h
$V_{SS}$	SDA	0	1	0	1	0	0	1	-	52h	53h	29h
$V_{DD}$	SCL	0	1	0	1	0	1	0	-	54h	55h	2Ah
$V_{DD}$	SDA	0	1	0	1	0	1	1	-	56h	57h	2Bh

### 7.2 Software Reset Call, and device ID addresses

Two other different addresses can be sent to the PCA9672.

- General Call address: allows to reset the PCA9672 through the I<sup>2</sup>C-bus upon reception of the right I<sup>2</sup>C-bus sequence. See <u>Section 7.2.1 "Software Reset</u>" for more information.
- Device ID address: allows to read ID information from the device (manufacturer, part identification, revision). See <u>Section 7.2.2 "Device ID (PCA9672 ID field)</u>" for more information.



PCA9672

6 of 36

### 7.2.1 Software Reset

The Software Reset Call allows all the devices in the  $I^2C$ -bus to be reset to the power-up state value through a specific formatted  $I^2C$ -bus command. To be performed correctly, it implies that the  $I^2C$ -bus is functional and that there is no device hanging the bus.

The Software Reset sequence is defined as following:


- 1. A START command is sent by the I<sup>2</sup>C-bus master.
- 2. The reserved General Call I<sup>2</sup>C-bus address '0000 000' with the R/W bit set to 0 (write) is sent by the I<sup>2</sup>C-bus master.
- The PCA9672 device(s) acknowledge(s) after seeing the General Call address '0000 0000' (00h) only. If the R/W bit is set to 1 (read), no acknowledge is returned to the I<sup>2</sup>C-bus master.
- Once the General Call address has been sent and acknowledged, the master sends 1 byte. The value of the byte must be equal to 06h.
  - a. The PCA9672 acknowledges this value only. If the byte is not equal to 06h, the PCA9672 does not acknowledge it.

If more than 1 byte of data is sent, the PCA9672 does not acknowledge any more.

5. Once the right byte has been sent and correctly acknowledged, the master sends a STOP command to end the Software Reset sequence: the PCA9672 then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time. If the master sends a Repeated START instead, no reset is performed.

The I<sup>2</sup>C-bus master must interpret a non-acknowledge from the PCA9672 (at any time) as a 'Software Reset Abort'. The PCA9672 does not initiate a reset of its registers.

The unique sequence that initiates a Software Reset is described in Figure 9.



Simple code for Software Reset:

<S> <00h> <ACK> <06h> <ACK> <P>

### 7.2.2 Device ID (PCA9672 ID field)

The Device ID field is a 3-byte read-only (24 bits) word giving the following information:

- 12 bits with the manufacturer name, unique per manufacturer (for example, NXP).
- 9 bits with the part identification, assigned by manufacturer.
- 3 bits with the die revision, assigned by manufacturer (for example, Rev X).

The Device ID is read-only, hardwired in the device and can be accessed as follows:

- 1. START command
- 2. The master sends the Reserved Device ID I<sup>2</sup>C-bus address '1111 100' with the R/W bit set to 0 (write).
- The master sends the I<sup>2</sup>C-bus slave address of the slave device it needs to identify. The LSB is a 'Don't care' value. Only one device must acknowledge this byte (the one that has the I<sup>2</sup>C-bus slave address).
- 4. The master sends a Re-START command.

**Remark:** A STOP command followed by a START command will reset the slave state machine and the Device ID read cannot be performed.

**Remark:** A STOP command or a Re-START command followed by an access to another slave device will reset the slave state machine and the Device ID read cannot be performed.


- 5. The master sends the Reserved Device ID I<sup>2</sup>C-bus address '1111 100' with the R/W bit set to 1 (read).
- The device ID read can be done, starting with the 12 manufacturer bits (first byte + 4 MSB of the second byte), followed by the 9 part identification bits and then the 3 die revision bits (3 LSB of the third byte).
- 7. The master ends the reading sequence by NACKing the last byte, thus resetting the slave device state machine and allowing the master to send the STOP command.

**Remark:** The reading of the Device ID can be stopped anytime by sending a NACK command.

**Remark:** If the master continues to ACK the bytes after the third byte, the PCA9672 rolls back to the first byte and keeps sending the Device ID sequence until a NACK has been detected.

For the PCA9672, the Device ID is as shown in Figure 10.

manufacturer	0	0	0	0	0	0	0	0	0	0	0	0
part identificat	on			0	0	1	0	0	0	0	1	1
revision										0	0 002a	0 aac326
Fig 10. PCA9672 Device I	D fie	eld										



Simple code for reading Device ID:

```
<S> <F8h> <ACK> <slave address> <ACK> <Sr> <F9h > <ACK> <DATA1> <ACK> <DATA2> <ACK> <DATA3> <NACK> <P>
```

### 8. I/O programming

### 8.1 Quasi-bidirectional I/Os

A quasi-bidirectional I/O is an input or output port without using a direction control register. Whenever the master reads the register, the value returned to master depends on the actual voltage or status of the pin. At power-on, all the ports are HIGH with a weak 100  $\mu$ A internal pull-up to V<sub>DD</sub>, but can be driven LOW by an internal transistor, or an external signal. The I/O ports are entirely independent of each other, but each I/O octal is controlled by the same read or write data byte.

Advantages of the quasi-bidirectional I/O over totem pole I/O include:

- Better for driving LEDs since the p-channel (transistor to V<sub>DD</sub>) is small, which saves die size and therefore cost. LED drive only requires an internal transistor to ground, while the LED is connected to V<sub>DD</sub> through a current-limiting resistor. Totem pole I/O have both n-channel and p-channel transistors, which allow solid HIGH and LOW output levels without a pull-up resistor good for logic levels.
- Simpler architecture only a single register and the I/O can be both input and output at the same time. Totem pole I/O have a direction register that specifies the port pin direction and it is always in that configuration unless the direction is explicitly changed.
- Does not require a command byte. The simplicity of one register (no need for the pointer register or, technically, the command byte) is an advantage in some embedded systems where every byte counts because of memory or bandwidth limitations.


There is only one register to control four possibilities of the port pin: Input HIGH, input LOW, output HIGH, or output LOW.

**Input HIGH:** The master needs to write 1 to the register to set the port as an input mode if the device is not in the default power-on condition. The master reads the register to check the input status. If the external source pulls the port pin up to  $V_{DD}$  or drives logic 1, then the master will read the value of 1.

**Input LOW:** The master needs to write 1 to the register to set the port to input mode if the device is not in the default power-on condition. The master reads the register to check the input status. If the external source pulls the port pin down to  $V_{SS}$  or drives logic 0, which sinks the weak 100  $\mu$ A current source, then the master will read the value of 0.

**Output HIGH:** The master writes 1 to the register. There is an additional 'accelerator' or strong pull-up current when the master sets the port HIGH. The additional strong pull-up is only active during the HIGH time of the acknowledge clock cycle. This accelerator current helps the port's 100  $\mu$ A current source make a faster rising edge into a heavily loaded output, but only at the start of the acknowledge clock cycle to avoid bus contention if an external signal is pulling the port LOW to V<sub>SS</sub>/driving the port with logic 0 at the same time. After the half clock cycle there is only the 100  $\mu$ A current source to hold the port HIGH.


**Output LOW:** The master writes 0 to the register. There is a strong current sink transistor that holds the port pin LOW. A large current may flow into the port, which could potentially damage the part if the master writes a 0 to the register and an external source is pulling the port HIGH at the same time.



### 8.2 Writing to the port (Output mode)

The master (microcontroller) sends the START condition and slave address setting the last bit of the address byte to logic 0 for the write mode. The PCA9672 acknowledges and the master then sends the data byte for P7 to P0 to the port register. As the clock line goes HIGH, the 8-bit data is presented on the port lines after it has been acknowledged by the PCA9672. If a LOW is written, the strong pull-down turns on and stays on. If a HIGH is written, the strong pull-up turns on for 1/2 of the clock cycle, then the line is held HIGH by the weak current source. The master can then send a STOP or ReSTART condition or continue sending data. The number of data bytes that can be sent successively is not limited and the previous data is overwritten every time a data byte has been sent and acknowledged.

Ensure a logic 1 is written for any port that is being used as an input to ensure the strong external pull-down is turned off.



Simple code for Write cycle:


<S> <slave address + W> **<ACK>** <DATA1> **<ACK>** <DATA2> **<ACK>** <DATA1> ... <DATAn> **<ACK>** <P>

### 8.3 Reading from a port (Input mode)

The port must have been previously written to logic 1, which is the condition after power-on reset or hardware reset or software reset. To enter the Read mode, the master (microcontroller) addresses the slave device and sets the last bit of the address byte to logic 1 (address byte read). The slave will acknowledge and then send the data byte to the master. The master will NACK and then send the STOP condition or ACK and read the input register again.

The read of any pin being used as an output will indicate HIGH or LOW depending on the actual state of the input pin.

If the data on the input port changes faster than the master can read, this data may be lost. The DATA 2 and DATA 3 are lost because these data did not meet the set-up time and hold time (see Figure 14).



A LOW-to-HIGH transition of SDA while SCL is HIGH is defined as the STOP condition (P). Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the last acknowledge phase is valid (Output mode). Input data is lost.

#### Fig 14. Read input port register

Simple code for Read cycle:

<S> <slave address + R> <ACK> <DATA in> <ACK> <DATA in> ... <NACK> <P>  $\end{tabular}$ 

### 8.4 Power-on reset

When power is applied to V<sub>DD</sub>, an internal Power-On Reset (POR) holds the PCA9672 in a reset condition until V<sub>DD</sub> has reached V<sub>POR</sub>. At that point, the reset condition is released and the PCA9672 registers and I<sup>2</sup>C-bus/SMBus state machine will initialize to their default states of all I/Os to inputs with weak current source to V<sub>DD</sub>. Thereafter V<sub>DD</sub> must be lowered below V<sub>POR</sub> and back up to the operation voltage for power-on reset cycle.

### 8.5 Interrupt output (INT)

The PCA9672 provides an open-drain output ( $\overline{INT}$ ) which can be fed to a corresponding input of the microcontroller (see <u>Figure 15</u>). As soon as a port input is changed, the  $\overline{INT}$  will be active (LOW) and notify the microcontroller.

An interrupt is generated at any rising or falling edge of the port inputs. After time  $t_{\nu(Q)},$  the signal  $\overline{INT}$  is valid.


The interrupt will reset to HIGH when data on the port is changed to the original setting or data is read or written by the master.

In the Write mode, the interrupt may be reset (HIGH) on the rising edge of the acknowledge bit of the data byte and also on the rising edge of the write to port pulse. The interrupt will always be reset (HIGH) on the falling edge of the write to port pulse (see Figure 13).

The interrupt is reset (HIGH) in the rising edge of the read from port pulse (see Figure 14).

During the interrupt reset, any I/O change close to the read or write pulse may not generate an interrupt, or the interrupt will have a very short pulse. After the interrupt is reset, any change in I/Os will be detected and transmitted as an INT.

At power-on reset all ports are in Input mode and the initial state of the ports is HIGH, therefore, for any port pin that is pulled LOW or driven LOW by external source, the interrupt output will be active (output LOW).



### 8.6 **RESET** input


A reset can be accomplished by holding the  $\overline{\text{RESET}}$  pin LOW for a minimum of  $t_{w(rst)}$ . The PCA9672 registers and I²C-bus state machine will be held in their default state until the  $\overline{\text{RESET}}$  input is once again HIGH. The  $\overline{\text{RESET}}$  input pin requires a pull-up resistor to  $V_{\text{DD}}$  if no active connection is used.

### 9. Characteristics of the I<sup>2</sup>C-bus

The l<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


### 9.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 16).




### 9.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 17.)



### 9.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 18).




### 9.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is an active LOW level (generated by the receiving device) that indicates to the transmitter that the data transfer was successful.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that wants to issue an acknowledge bit has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge bit related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by **not** generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.



PCA9672 Product data sheet

15 of 36


### 10. Application design-in information

### 10.1 Bidirectional I/O expander applications

In the 8-bit I/O expander application shown in Figure 20, P0 and P1 are inputs, and P2 to P7 are outputs. When used in this configuration, during a write, **the input (P0 and P1) must be written as HIGH so the external devices fully control the input ports**. The desired HIGH or LOW logic levels may be written to the I/Os used as outputs (P2 to P7). If 10  $\mu$ A internal output HIGH is not enough current source, the port needs external pull-up resistor. During a read, the logic levels of the external devices driving the input ports (P0 and P1) and the previous written logic level to the output ports (P2 to P7) will be read.

The GPIO also has an interrupt line ( $\overline{INT}$ ) that can be connected to the interrupt logic of the microprocessor. By sending an interrupt signal on this line, the remote I/O informs the microprocessor that there has been a change of data on its ports without having to communicate via the I<sup>2</sup>C-bus.

The GPIO also has a reset line ( $\overline{\text{RESET}}$ ) that can be connected to an output pin of the microcontroller.



### 10.2 How to read and write to I/O expander (example)

In the application example of PCA9672 shown in <u>Figure 20</u>, the microcontroller wants to control the P3 switch ON and the P7 LED ON when the temperature sensor P0 changes.

1. When the system power on:

Core Processor needs to issue an initial command to set P0 and P1 as inputs and P[7:2] as outputs with value 1010 00 (LED off, MP3 off, camera on, audio off, switch off and latch off).

2. Operation:


When the temperature changes above the threshold, the temperature sensor signal will toggle from HIGH to LOW. The  $\overline{INT}$  will be activated and notifies the 'core processor', that there have been changes on the input pins. Read the input register. If P0 = 0 (temperature sensor has changed), then turn on LED and turn on switch.

3. Software code:

```
//System Power on
// write to PCA9672 with data 1010 0011b to set P[7:2] outputs and P[1:0] inputs
<S> <0100 0000> <ACK> <1010 0011> <ACK> <P>//Initial setting for PCA9672
while (INT == 1); //Monitor the interrupt pin. If INT = 1 do nothing
//When INT = 0 then read input ports
<S> <slave address read> <ACK> <1010 0010> <NACK> <P> //Read PCA9672 data
If (P0 == 0) //Temperature sensor activated
{
// write to PCA9672 with data 0010 1011b to turn on LED (P7), on Switch (P3)
and keep P[1:0] as input ports.
<S> <0100 0000> <ACK> <0010 1011> <ACK> <P> // Write to PCA9672
}
```

### **10.3 High current-drive load applications**

The GPIO has a minimum guaranteed sinking current of 25 mA per bit at 5 V. In applications requiring additional drive, two port pins may be connected together to sink up to 50 mA current. Both bits must then always be turned on or off together. Up to 8 pins can be connected together to drive 200 mA, which is the device recommended total limit. Each pin needs its own limiting resistor as shown in <u>Figure 21</u> to prevent damage to the device should all ports not be turned on at the same time.



### 10.4 Migration path

NXP offers newer, more capable drop-in replacements for the PCF8574/74A in newer space-saving packages.

Type number	I <sup>2</sup> C-bus frequency	Voltage range	Number of addresses per device	Interrupt	Reset	Total package sink current
PCF8574/74A	100 kHz	2.5 V to 6 V	8	yes	no	80 mA
PCA8574/74A	400 kHz	2.3 V to 5.5 V	8	yes	no	200 mA
PCA9674/74A	1 MHz Fm+	2.3 V to 5.5 V	64	yes	no	200 mA
PCA9670	1 MHz Fm+	2.3 V to 5.5 V	64	no	yes	200 mA
PCA9672	1 MHz Fm+	2.3 V to 5.5 V	16	yes	yes	200 mA

#### PCA9672 Product data sheet

© NXP B.V. 2013. All rights reserved.

PCA9670 replaces the interrupt output of the PCA9674 with hardware reset input to retain the maximum number of addresses. The PCA9672 replaces address A2 of the PCA9674 with hardware reset input to retain the interrupt, but limit the number of addresses.

### **11. Limiting values**

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		-0.5	+6	V
I <sub>DD</sub>	supply current		-	±100	mA
I <sub>SS</sub>	ground supply current		-	±400	mA
VI	input voltage		V <sub>SS</sub> – 0.5	5.5	V
l <sub>l</sub>	input current		-	±20	mA
lo	output current		[1] -	±50	mA
P <sub>tot</sub>	total power dissipation		-	400	mW
P/out	power dissipation per output		-	100	mW
T <sub>j(max)</sub>	maximum junction temperature		-	125	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

[1] Total package (maximum) output current is 400 mA.

### 12. Thermal characteristics

Table 7.	Thermal characteristics			
Symbol	Parameter	Conditions	Тур	Unit
R <sub>th(j-a)</sub>	thermal resistance from junction	SO16 package	115	°C/W
	to ambient	TSSOP16 package	160	°C/W
		HVQFN16 package	40	°C/W

PCA9672 Product data sheet

### **13. Static characteristics**

### Table 8. Static characteristics

 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Supplies         Supply voltage         2.3         -         5.5           lop         supply current         Operating mode; no load; VI = Vpo or Vss; fscL = 1 MHz; AD0, AD1 = static H or L         -         2.60         500           lsub         standby current         Queron reset voltage         -         10         2.50         10           VpoR         power-on reset voltage         -         11         -         1.8         2.00           Input SCL; input/output SDA         -         -         -         5.5         10           VpM         HIGH-level input voltage         -         -         5.5         10         -         10         -         5.5           loc         LOW-level output current         Vol_ = 0.4 V; Vpo = 2.3 V         20         -         -         -         5.5           loc         LOW-level output current         Vol_ = 0.4 V; Vpo = 3.0 V         250         -	Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Inpo         supply current         Operating mode; no load; Vi = Vop or Vss; fgcl = 1 MHz; AD0, AD1 = static H or L         -         260         500           Isib         standby current         Standby mode; no load; Vi = Vop or Vss; fgcl = 0 kHz;         -         2.5         10           Vpog         power-on reset voltage         L1         -         1.8         2.0           Input SCL; input/output SDA         -         0.5         -         +0.3Vpc           Vi_L         LOW-level input voltage         -         0.5         -         +0.3Vpc           Vi_L         LOW-level input voltage         -         0.7         5.5         -           Vi_L         LOW-level output current         Vol = 0.4 V; Vpo = 2.3 V         20         -         -           Vi_L         LOW-level output current         Vol = 0.4 V; Vpo = 3.0 V         25         -         -           Vol = 0.4 V; Vpo = 3.0 V         25         -         -         +         10           I/Os po to P7         Vit         LOW-level input voltage         -         -         +         10           ViL         LOW-level output current         Vol = 0.5 V; Vpo = 4.5 V         21         12         28         -           ViL         LOW-level o	Supplies							
Vie Voo VSS: fgole = 1 MH2; AD0, AD 1 = static H or L Vapo, AD 1 = static H or L Vapo, Power-on reset voltage         Standby mode; no load; Vi = V_DD or VSS; fSole = 0 kHz         -         2.5         10           VpoR         power-on reset voltage         Ll -         1.8         2.0           Input SOL: Input SOL: Input SOL; Input output protect to the protect voltage         -0.5         -         +0.3V_DD           ViL         LOW-level input voltage         -0.5         -         +0.3V_DD           ViL         LOW-level output current         Vole 0.4 V; VDD = 2.3 V         20         -         -           Vol         0.4 V; VDD = 3.0 V         25         -         -         -         -           Vol         0.4 V; VDD = 3.0 V         25         -	$V_{DD}$	supply voltage			2.3	-	5.5	V
Vi = VDD or VSS; fSCL = 0 kHz           VPOR         power-on reset voltage         II         1.8         2.0           Input SCL; input/output SDA         -0.5         -         40.3VDD           Vi.L         LOW-level input voltage         -0.7VDD         -         5.5           Vi.L         LOW-level output current         Vol. = 0.4 V; VDD = 2.3 V         20         -         -           Vol.L         LOW-level output current         Vol. = 0.4 V; VDD = 3.0 V         25         -         -           Vol.         LOW-level output current         Vol. = 0.4 V; VDD = 3.0 V         25         -         -           Vol.         OLV + VDD = 4.5 V         300         -         -         -         -           IL         leakage current         V1 = VDD or VSS         -11         -         +11           Gi         input capacitance         V1 = VSS         -11         -         +103VDD           VIL         LOW-level input voltage         VOL = 0.5 V; VDD = 2.3 V         [2]         12         28         -55           IoL         LOW-level output current         VOL = 0.5 V; VDD = 3.0 V         [2]         17         35         -55           IoL         UOW-level output current         VOL =	I <sub>DD</sub>	supply current	$V_I = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 1$ MHz;		-	260	500	μA
$\begin{tabule}{l l l l l l l l l l l l l l l l l l l $	I <sub>stb</sub>	standby current	-		-	2.5	10	μA
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	V <sub>POR</sub>	power-on reset voltage		[1]	-	1.8	2.0	V
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Input SC	L; input/output SDA						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	V <sub>IL</sub>	LOW-level input voltage			-0.5	-	$+0.3V_{DD}$	V
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	V <sub>IH</sub>	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
$V_{OL} = 0.4 V; V_{DD} = 4.5 V$ $30$ $  I_L$ leakage current $V_I = V_{DD}$ or $V_{SS}$ $-1$ $ +1$ $C_i$ input capacitance $V_I = V_{SS}$ $ 4$ $10$ $IOS; PO I = 0.5$ $V_I = V_{SS}$ $ 4$ $10$ $IOS; PO I = 0.5$ $V_I = V_{SS}$ $ 0.5 V_{DD}$ $ 5.5$ $V_I$ $IOW$ -level input voltage $0.7V_{DD}$ $0.7V_{DD}$ $ 5.5$ $I_OL$ $IOW$ -level output current $V_{OL} = 0.5 V; V_{DD} = 2.3 V$ $2$ $12$ $28$ $ I_OL$ $IOW$ -level output current $V_{OL} = 0.5 V; V_{DD} = 3.0 V$ $2$ $17$ $35$ $ I_OL(tot)$ total LOW-level output current $V_{OL} = 0.5 V; V_{DD} = 4.5 V$ $2$ $ 200$ $I_OH$ HIGH-level output current $V_{OL} = 0.5 V; V_{DD} = 4.5 V$ $2$ $  200$ $I_OH$ HIGH-level output current $V_{OH} = V_{SS};$ $-0.5$ $-1.0$ </td <td>I<sub>OL</sub></td> <td>LOW-level output current</td> <td><math>V_{OL} = 0.4 \text{ V}; V_{DD} = 2.3 \text{ V}</math></td> <td></td> <td>20</td> <td>-</td> <td>-</td> <td>mA</td>	I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 \text{ V}; V_{DD} = 2.3 \text{ V}$		20	-	-	mA
$\begin{array}{ c c c c } &  eakage current & V_{I} = V_{DD} \text{ or } V_{SS} & -1 & - & +1 \\ \hline C_{i} & input capacitance & V_{I} = V_{SS} & -1 & - & +1 \\ \hline IOS; P0 to P7 & & & & & & & & & & & & & & & & & & $			$V_{OL} = 0.4 \text{ V}; V_{DD} = 3.0 \text{ V}$		25	-	-	mA
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			$V_{OL} = 0.4 \text{ V}; V_{DD} = 4.5 \text{ V}$		30	-	-	mA
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	IL	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$		–1	-	+1	μA
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Ci	input capacitance	$V_I = V_{SS}$		-	4	10	pF
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	I/Os; P0 t	o P7						
$      I_{OL}  \  \  \  \  \  \  \  \  \  \  \  \  \$	V <sub>IL</sub>	LOW-level input voltage			-0.5	-	$+0.3V_{DD}$	V
$\begin{tabular}{ c c c c c } \hline V_{OL} = 0.5 \ V; \ V_{DD} = 3.0 \ V & $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$	V <sub>IH</sub>	HIGH-level input voltage			$0.7 V_{DD}$	-	5.5	V
$V_{OL} = 0.5 V; V_{DD} = 4.5 V$ [2] 2543- $I_{OL(tot)}$ total LOW-level output current $V_{OL} = 0.5 V; V_{DD} = 4.5 V$ [2]200 $I_{OH}$ HIGH-level output current $V_{OH} = V_{SS}$ $-30$ $-250$ $-300$ $I_{trt(pu)}$ transient boosted pull-up current $V_{OH} = V_{SS}$ ; see Figure 13 $-0.5$ $-1.0$ - $C_i$ input capacitance[3] -310 $C_o$ output capacitance[3] -310Input RESET0.5-+0.8 $V_{IL}$ LOW-level input voltage5.5 $I_{L1}$ input leakage current-1-+1 $C_i$ input capacitance-35Interrupt INT (see Figure 13 and Figure 14) $V_{OL} = 0.4 V$ 3.0	I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.5 \text{ V}; V_{DD} = 2.3 \text{ V}$	[2]	12	28	-	mA
IoL(tot)         total LOW-level output current $V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}$ I2         -         200           I <sub>OH</sub> HIGH-level output current $V_{OH} = V_{SS}$ -30         -250         -300           I <sub>trt(pu)</sub> transient boosted pull-up current $V_{OH} = V_{SS}$ ; see Figure 13         -0.5         -1.0         -           C <sub>i</sub> input capacitance         I3         -         3         10           C <sub>o</sub> output capacitance         I3         -         3         10           Input RESET         VIL         LOW-level input voltage         -0.5         -         +0.8           V <sub>IL</sub> LOW-level input voltage         -0.5         -         +0.8           V <sub>IH</sub> HIGH-level input voltage         2         -         5.5           I <sub>L1</sub> input leakage current         -1         -         +1           C <sub>i</sub> input capacitance         -         3         5           Interrupt INT (see Figure 13 and Figure 14)         INC         -         -         -			$V_{OL} = 0.5 \text{ V}; V_{DD} = 3.0 \text{ V}$	[2]	17	35	-	mA
IOL       HIGH-level output current $V_{OH} = V_{SS}$ $-30$ $-250$ $-300$ Irt(pu)       transient boosted pull-up current $V_{OH} = V_{SS}$ ; see Figure 13 $-0.5$ $-1.0$ $-1.0$ C_i       input capacitance       I3 $-3$ 10         C_o       output capacitance       I3 $-3$ 10         Input RESET       Imput Comparison $-30$ $-9.5$ $-1.0$ $-1.0$ VIL       LOW-level input voltage $-0.5$ $-1.0$ $-1.0$ $-1.0$ $-1.0$ VIL       LOW-level input voltage $-0.5$ $-1.0$ <th< td=""><td></td><td></td><td><math>V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}</math></td><td>[2]</td><td>25</td><td>43</td><td>-</td><td>mA</td></th<>			$V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}$	[2]	25	43	-	mA
Irrt(pu)transient boosted pull-up current $V_{OH} = V_{SS}$ ; see Figure 13 $-0.5$ $-1.0$ $-1.0$ Ciinput capacitance[3] $ 3$ $10$ Cooutput capacitance[3] $ 3$ $10$ Input RESETVILLOW-level input voltage $-0.5$ $ +0.8$ VIHHIGH-level input voltage $-0.5$ $ +0.8$ VILinput leakage current $-1$ $ +1$ Ciinput capacitance $-1$ $ +1$ Ciinput capacitance $-1$ $ 3$ Interrupt INT (see Figure 13 and Figure 14) $V_{OL} = 0.4$ V $3.0$ $ -$	I <sub>OL(tot)</sub>	total LOW-level output current	$V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}$	[2]	-	-	200	mA
Ciinput capacitanceImage: Second seco	I <sub>OH</sub>	HIGH-level output current	$V_{OH} = V_{SS}$		-30	-250	-300	μA
Co       output capacitance       Image: Second se	I <sub>trt(pu)</sub>	transient boosted pull-up current	$V_{OH} = V_{SS}$ ; see <u>Figure 13</u>		-0.5	-1.0	-	mA
Input RESET $V_{IL}$ LOW-level input voltage $-0.5$ $ +0.8$ $V_{IH}$ HIGH-level input voltage $2$ $ 5.5$ $I_{L1}$ input leakage current $-1$ $-1$ $+1$ $C_i$ input capacitance $ 3$ $5$ Interrupt INT (see Figure 13 and Figure 14) $I_{OL}$ LOW-level output current $V_{OL} = 0.4$ V $3.0$ $ -$	Ci	input capacitance		[3]	-	3	10	pF
VILLOW-level input voltage $-0.5$ $ +0.8$ VIHHIGH-level input voltage2 $ 5.5$ ILIinput leakage current $-1$ $-1$ $+1$ Ciinput capacitance $-1$ $3$ $5$ Interrupt INT (see Figure 13 and Figure 14) $V_{OL} = 0.4 V$ $3.0$ $ -$		<u> </u>		[3]	-	3	10	pF
$V_{IH}$ HIGH-level input voltage2-5.5 $I_{L1}$ input leakage current-1-+1 $C_i$ input capacitance-35Interrupt INT (see Figure 13 and Figure 14) $I_{OL}$ LOW-level output current $V_{OL} = 0.4 V$ 3.0	Input RE	SET						
ILIinput leakage current $-1$ $ +1$ Ciinput capacitance $ 3$ $5$ Interrupt INT (see Figure 13 and Figure 14)VOL = 0.4 VIOLLOW-level output current $V_{OL} = 0.4 V$ $3.0$ $ -$	V <sub>IL</sub>				-0.5	-	+0.8	V
Ciinput capacitance-35Interrupt INT (see Figure 13 and Figure 14)Interrupt INT (see Figure 13 and Figure 14) $V_{OL} = 0.4 \text{ V}$ $3.0 \text{ - }$ -	V <sub>IH</sub>	HIGH-level input voltage			2	-	5.5	V
Interrupt INT (see Figure 13 and Figure 14)IIILOW-level output currentVV3.0	I <sub>LI</sub>	input leakage current			-1	-	+1	μA
$I_{OL}$ LOW-level output current $V_{OL} = 0.4 \text{ V}$ 3.0	Ci	input capacitance			-	3	5	pF
	Interrupt	INT (see Figure 13 and Figure 14	-					
C <sub>o</sub> output capacitance - 2 5	I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 V$		3.0	-	-	mA
	Co	output capacitance			-	2	5	pF

#### Table 8. Static characteristics ...continued

 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Inputs AD	00, AD1					
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	$+0.3V_{DD}$	V
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD}$	-	5.5	V
ILI	input leakage current		-1	-	+1	μ <b>A</b>
Ci	input capacitance		-	3	5	pF

[1] The power-on reset circuit resets the  $I^2$ C-bus logic with  $V_{DD} < V_{POR}$  and set all I/Os to logic 1 (with current source to  $V_{DD}$ ).

[2] Each bit must be limited to a maximum of 25 mA and the total package limited to 200 mA due to internal busing limits.

[3] The value is not tested, but verified on sampling basis.

### **14. Dynamic characteristics**

#### Table 9. Dynamic characteristics

 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Standard mode I <sup>2</sup> C-bus		Fast mode I <sup>2</sup> C-bus		Fast mode Plus I <sup>2</sup> C-bus		Unit
			Min	Max	Min	Max	Min	Max	
f <sub>SCL</sub>	SCL clock frequency		0	100	0	400	0	1000	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition		4.7	-	1.3	-	0.5	-	μS
t <sub>hd;sta</sub>	hold time (repeated) START condition		4.0	-	0.6	-	0.26	-	μS
t <sub>SU;STA</sub>	set-up time for a repeated START condition		4.7	-	0.6	-	0.26	-	μS
t <sub>SU;STO</sub>	set-up time for STOP condition		4.0	-	0.6	-	0.26	-	μS
t <sub>hd;dat</sub>	data hold time		0	-	0	-	0	-	ns
t <sub>VD;ACK</sub>	data valid acknowledge time	<u>[1]</u>	0.3	3.45	0.1	0.9	0.05	0.45	μS
t <sub>VD;DAT</sub>	data valid time	[2]	300	-	50	-	50	450	ns
t <sub>SU;DAT</sub>	data set-up time		250	-	100	-	50	-	ns
t <sub>LOW</sub>	LOW period of the SCL clock		4.7	-	1.3	-	0.5	-	μS
t <sub>HIGH</sub>	HIGH period of the SCL clock		4.0	-	0.6	-	0.26	-	μS
t <sub>f</sub>	fall time of both SDA and SCL signals	<u>[4][5]</u>	-	300	20 + 0.1C <sub>b</sub> [3]	300	-	120	ns
t <sub>r</sub>	rise time of both SDA and SCL signals		-	1000	20 + 0.1C <sub>b</sub> [3]	300	-	120	ns
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter	<u>[6]</u>	-	50	-	50	-	50	ns

Symbol	Parameter	Conditions		d mode bus	Fast mode I <sup>2</sup> C-bus		Fast mode Plus I <sup>2</sup> C-bus		Unit
			Min	Max	Min	Max	Min	Max	
Port timi	ng; C <sub>L</sub> ≤ 100 pF (see <mark>Figu</mark>	ire 13 and Figure 1	<u>4</u> )						
t <sub>v(Q)</sub>	data output valid time		-	4	-	4	-	4	μS
t <sub>su(D)</sub>	data input set-up time		0	-	0	-	0	-	μS
t <sub>h(D)</sub>	data input hold time		4	-	4	-	4	-	μS
Interrupt	timing; $C_L \le 100 \text{ pF}$ (see	Figure 13 and Figu	<mark>ure 14</mark> )						
$t_{v(INT)}$	valid time on pin $\overline{\text{INT}}$	fro <u>m p</u> ort to INT	-	4	-	4	-	4	μS
$t_{rst(INT)}$	reset time on pin $\overline{\mathrm{INT}}$	fro <u>m S</u> CL to INT	-	4	-	4	-	4	μS
Reset tin	ning (see <mark>Figure 23</mark> )								
t <sub>w(rst)</sub>	reset pulse width		4	-	4	-	4	-	μS
t <sub>rec(rst)</sub>	reset recovery time		0	-	0	-	0	-	μS
t <sub>rst</sub>	reset time		100	-	100	-	100	-	μS

#### Table 9. Dynamic characteristics ... continued

 $V_{DD} = 2.3 \text{ V to } 5.5 \text{ V}; V_{SS} = 0 \text{ V}; T_{amb} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C}; unless otherwise specified.}$ 

[1] t<sub>VD;ACK</sub> = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.


[2]  $t_{VD:DAT}$  = minimum time for SDA data out to be valid following SCL LOW.

[3]  $C_b = total capacitance of one bus line in pF.$ 

[4] A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V<sub>IL</sub> of the SCL signal) in order to bridge the undefined region SCL's falling edge.

[5] The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t<sub>f</sub> is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>f</sub>.

[6] Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns.




21 of 36

### **NXP Semiconductors**

## PCA9672

### Remote 8-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset




### **NXP Semiconductors**

## PCA9672

#### Remote 8-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

### 15. Package outline




### Fig 24. Package outline SOT758-1 (HVQFN16)

All information provided in this document is subject to legal disclaimers.


**PCA9672** 

Remote 8-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset



#### Fig 25. Package outline SOT162-1 (SO16)

All information provided in this document is subject to legal disclaimers.



#### Fig 26. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.