

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









## **PCA9673**

# Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

Rev. 2 — 29 September 2011

**Product data sheet** 

### 1. General description

The PCA9673 provides general purpose remote I/O expansion for most microcontroller families via the two-line bidirectional bus (I<sup>2</sup>C-bus) and is a part of the Fast-mode Plus family.

The PCA9673 is a drop in upgrade for the PCF8575 providing higher Fast-mode Plus (Fm+) I<sup>2</sup>C-bus speeds (1 MHz versus 400 kHz) so that the output can support PWM dimming of LEDs, higher I<sup>2</sup>C-bus drive (30 mA versus 3 mA) so that many more devices can be on the bus without the need for bus buffers, higher total package sink capacity (400 mA versus 100 mA) that supports having all 25 mA LEDs on at the same time and more device addresses (16 versus 8) are available to allow many more devices on the bus without address conflicts.

The difference between the PCA9673 and the PCF8575 is that the A2 address pin is replaced by a RESET input on the PCA9673.

The device consists of a 16-bit quasi-bidirectional port and an I<sup>2</sup>C-bus interface. The PCA9673 has a low current consumption and includes latched outputs with 25 mA high current drive capability for directly driving LEDs.

It also possesses an interrupt line  $(\overline{\text{INT}})$  which can be connected to the interrupt logic of the microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C-bus.

The internal Power-On Reset (POR), hardware reset pin  $(\overline{RESET})$  or software reset sequence initializes the I/Os as inputs.

#### 2. Features and benefits

- 1 MHz I<sup>2</sup>C-bus interface
- Compliant with the I<sup>2</sup>C-bus Fast and Standard modes
- SDA with 30 mA sink capability for 4000 pF buses
- 2.3 V to 5.5 V operation with 5.5 V tolerant I/Os
- 16-bit remote I/O pins that default to inputs at power-up
- Latched outputs with 25 mA sink capability for directly driving LEDs
- Total package sink capability of 400 mA
- Active LOW open-drain interrupt output
- 16 programmable slave addresses using 2 address pins
- Readable device ID (manufacturer, device type, and revision)



#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

- Low standby current
- -40 °C to +85 °C operation
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC standard JESD78 which exceeds 100 mA
- Packages offered: SO24, TSSOP24, HVQFN24, DHVQFN24

### 3. Applications

- LED signs and displays
- Servers
- Industrial control
- Medical equipment
- PLCs
- Cellular telephones
- Gaming machines
- Instrumentation and test measurement


### 4. Ordering information


Table 1. Ordering information

Type number	Topside	Package		
	mark	Name	Description	Version
PCA9673D	PCA9673D	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1
PCA9673PW	PCA9673PW	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1
PCA9673BQ	9673	DHVQFN24	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5\times5.5\times0.85$ mm	SOT815-1
PCA9673BS	9673	HVQFN24	plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 $\times$ 4 $\times$ 0.85 mm	SOT616-1

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

### 5. Block diagram






Simplified schematic diagram of P00 to P17

#### Remote 16-bit I/O expander for Fm+ I2C-bus with interrupt and reset

### 6. Pinning information

#### 6.1 Pinning



### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

### 6.2 Pin description

Table 2. Pin description

Symbol	Pin		Description				
	SO24, TSSOP24, DHVQFN24	HVQFN24					
ĪNT	1	22	interrupt output (active LOW)				
AD1	2	23	address input 1				
RESET	3	24	reset input (active LOW)				
P00	4	1	quasi-bidirectional I/O 00				
P01	5	2	quasi-bidirectional I/O 01				
P02	6	3	quasi-bidirectional I/O 02				
P03	7	4	quasi-bidirectional I/O 03				
P04	8	5	quasi-bidirectional I/O 04				
P05	9	6	quasi-bidirectional I/O 05				
P06	10	7	quasi-bidirectional I/O 06				
P07	11	8	quasi-bidirectional I/O 07				
$V_{SS}$	12 <u>[1]</u>	9 <u>[1]</u>	supply ground				
P10	13	10	quasi-bidirectional I/O 10				
P11	14	11	quasi-bidirectional I/O 11				
P12	15	12	quasi-bidirectional I/O 12				
P13	16	13	quasi-bidirectional I/O 13				
P14	17	14	quasi-bidirectional I/O 14				
P15	18	15	quasi-bidirectional I/O 15				
P16	19	16	quasi-bidirectional I/O 16				
P17	20	17	quasi-bidirectional I/O 17				
AD0	21	18	address input 0				
SCL	22	19	serial clock line input				
SDA	23	20	serial data line input/output				
$V_{DD}$	24	21	supply voltage				

<sup>[1]</sup> HVQFN24 and DHVQFN24 package die supply ground is connected to both the V<sub>SS</sub> pin and the exposed center pad. The V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.

#### Remote 16-bit I/O expander for Fm+ I2C-bus with interrupt and reset

### 7. Functional description

Refer to Figure 1 "Block diagram of PCA9673".


#### 7.1 Device address

Following a START condition, the bus master must send the address of the slave it is accessing and the operation it wants to perform (read or write). The address of the PCA9673 is shown in <u>Figure 7</u>. Slave address pins AD1 and AD0 choose 1 of 16 slave addresses. To conserve power, no internal pull-up resistors are incorporated on AD1 and AD0. Address values depending on AD1 and AD0 can be found in <u>Table 3 "PCA9673 address map"</u>.

**Remark:** The General Call address (0000 0000b) and the Device ID address (1111 100Xb) are reserved and cannot be used as device address. Failure to follow this requirement will cause the PCA9673 not to acknowledge.

**Remark:** Reserved I<sup>2</sup>C-bus addresses must be used with caution since they can interfere with:

- "reserved for future use" I<sup>2</sup>C-bus addresses (0000 011, 1111 101, 1111 110, 1111 111)
- slave devices that use the 10-bit addressing scheme (1111 0xx)
- High speed mode (Hs-mode) master code (0000 1xx)



The last bit of the first byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

When AD1 and AD0 are held to V<sub>DD</sub> or V<sub>SS</sub>, the same address as the PCF8575 is applied.

#### 7.1.1 Address maps

Table 3. PCA9673 address map

AD1	AD0	<b>A</b> 6	<b>A</b> 5	<b>A</b> 4	А3	A2	<b>A</b> 1	A0	Address (hex)
SCL	$V_{\text{SS}}$	0	0	1	0	1	0	0	28h
SCL	$V_{DD}$	0	0	1	0	1	0	1	2Ah
SDA	$V_{SS}$	0	0	1	0	1	1	0	2Ch
SDA	$V_{DD}$	0	0	1	0	1	1	1	2Eh
SCL	SCL	0	0	1	1	1	0	0	38h
SCL	SDA	0	0	1	1	1	0	1	3Ah
SDA	SCL	0	0	1	1	1	1	0	3Ch
SDA	SDA	0	0	1	1	1	1	1	3Eh

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset


AD1	AD0	A6	<b>A</b> 5	<b>A</b> 4	А3	A2	<b>A</b> 1	A0	Address (hex)
$V_{SS}$	$V_{SS}$	0	1	0	0	1	0	0	48h
$V_{SS}$	$V_{DD}$	0	1	0	0	1	0	1	4Ah
$V_{DD}$	$V_{SS}$	0	1	0	0	1	1	0	4Ch
$V_{DD}$	$V_{DD}$	0	1	0	0	1	1	1	4Eh
$V_{SS}$	SCL	0	1	0	1	1	0	0	58h
$V_{SS}$	SDA	0	1	0	1	1	0	1	5Ah
$V_{DD}$	SCL	0	1	0	1	1	1	0	5Ch
$V_{DD}$	SDA	0	1	0	1	1	1	1	5Eh


Table 3. PCA9673 address map ...continued

#### 7.2 Software Reset call, and Device ID addresses

Two other different addresses can be sent to the PCA9673.

- General Call address: allows to reset the PCA9673 through the I<sup>2</sup>C-bus upon reception of the right I<sup>2</sup>C-bus sequence. See <u>Section 7.2.1 "Software Reset"</u> for more information
- Device ID address: allows to read ID information from the device (manufacturer, part identification, revision). See <u>Section 7.2.2 "Device ID (PCA9673 ID field)"</u> for more information.





#### Remote 16-bit I/O expander for Fm+ I2C-bus with interrupt and reset

#### 7.2.1 Software Reset

The Software Reset Call allows all the devices in the I<sup>2</sup>C-bus to be reset to the power-up state value through a specific formatted I<sup>2</sup>C-bus command. To be performed correctly, it implies that the I<sup>2</sup>C-bus is functional and that there is no device hanging the bus.

The Software Reset sequence is defined as following:


- 1. A START command is sent by the I<sup>2</sup>C-bus master.
- 2. The reserved General Call I<sup>2</sup>C-bus address '0000 000' with the  $R/\overline{W}$  bit set to 0 (write) is sent by the I<sup>2</sup>C-bus master.
- 3. The PCA9673 device(s) acknowledge(s) after seeing the General Call address '0000 0000' (00h) only. If the R/W bit is set to 1 (read), no acknowledge is returned to the I<sup>2</sup>C-bus master.
- 4. Once the General Call address has been sent and acknowledged, the master sends 1 byte. The value of the byte must be equal to 06h.
  - a. The PCA9673 acknowledges this value only. If the byte is not equal to 06h, the PCA9673 does not acknowledge it.

If more than 1 byte of data is sent, the PCA9673 does not acknowledge any more.

5. Once the right byte has been sent and correctly acknowledged, the master sends a STOP command to end the Software Reset sequence: the PCA9673 then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time. If the master sends a Repeated START instead, no reset is performed.

The I<sup>2</sup>C-bus master must interpret a non-acknowledge from the PCA9673 (at any time) as a 'Software Reset Abort'. The PCA9673 does not initiate a reset of its registers.

The unique sequence that initiates a Software Reset is described in Figure 10.



#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

#### 7.2.2 Device ID (PCA9673 ID field)

The Device ID field is a 3-byte read-only (24 bits) word giving the following information:

- 8 bits with the manufacturer name, unique per manufacturer (for example, NXP Semiconductors).
- 13 bits with the part identification, assigned by manufacturer, the 7 MSBs with the category ID and the 6 LSBs with the feature ID (for example, PCA9673 16-bit quasi-output I/O expander).
- 3 bits with the die revision, assigned by manufacturer (for example, Rev X).

The Device ID is read-only, hardwired in the device and can be accessed as follows:

- 1. START command
- 2. The master sends the Reserved Device ID I<sup>2</sup>C-bus address '1111 100' with the R/W bit set to 0 (write).
- The master sends the I<sup>2</sup>C-bus slave address of the slave device it needs to identify.
   The LSB is a 'Don't care' value. Only one device must acknowledge this byte (the one that has the I<sup>2</sup>C-bus slave address).
- 4. The master sends a Re-START command.

**Remark:** A STOP command followed by a START command will reset the slave state machine and the Device ID read cannot be performed.

**Remark:** A STOP command or a Re-START command followed by an access to another slave device will reset the slave state machine and the Device ID read cannot be performed.


- The master sends the Reserved Device ID I<sup>2</sup>C-bus address '1111 100' with the R/W bit set to 1 (read).
- 6. The device ID read can be done, starting with the 8 manufacturer bits (first byte + 4 MSB of the second byte), followed by the 13 part identification bits and then the 3 die revision bits (3 LSB of the third byte).
- 7. The master ends the reading sequence by NACKing the last byte, thus resetting the slave device state machine and allowing the master to send the STOP command.


**Remark:** The reading of the Device ID can be stopped anytime by sending a NACK command.

**Remark:** If the master continues to ACK the bytes after the third byte, the PCA9673 rolls back to the first byte and keeps sending the Device ID sequence until a NACK has been detected.

For the PCA9673, the Device ID is as shown in Figure 11.

#### Remote 16-bit I/O expander for Fm+ I2C-bus with interrupt and reset





#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

### 8. I/O programming

#### 8.1 Quasi-bidirectional I/O architecture

The PCA9673's 16 ports (see <u>Figure 2</u>) are entirely independent and can be used either as input or output ports. Input data is transferred from the ports to the microcontroller in the Read mode (see <u>Figure 15</u>). Output data is transmitted to the ports in the Write mode (see <u>Figure 14</u>).

Every data transmission from the PCA9673 must consist of an even number of bytes, the first byte will be referred to as P07 to P00, and the second byte as P17 to P10. The third will be referred to as P07 to P00, and so on.

This quasi-bidirectional I/O can be used as an input or output without the use of a control signal for data directions. At power-on the I/Os are HIGH. In this mode only a current source ( $I_{OH}$ ) to  $V_{DD}$  is active. An additional strong pull-up to  $V_{DD}$  ( $I_{trt(pu)}$ ) allows fast rising edges into heavily loaded outputs. These devices turn on when an output is written HIGH, and are switched off by the negative edge of SCL. The I/Os should be HIGH before being used as inputs. After power-on, as all the I/Os are set HIGH, all of them can be used as inputs. Any change in setting of the I/Os as either inputs or outputs can be done with the write mode.


**Remark:** If a HIGH is applied to an I/O which has been written earlier to LOW, a large current  $(I_{OL})$  will flow to  $V_{SS}$ .

#### 8.2 Writing to the port (Output mode)


To write, the master (microcontroller) first addresses the slave device. By setting the last bit of the byte containing the slave address to logic 0 the Write mode is entered. The PCA9673 acknowledges and the master sends the first data byte for P07 to P00. After the first data byte is acknowledged by the PCA9673, the second data byte P17 to P10 is sent by the master. Once again, the PCA9673 acknowledges the receipt of the data. Each 8-bit data is presented on the port lines after it has been acknowledged by the PCA9673.

The number of data bytes that can be sent successively is not limited. After every two bytes, the previous data is overwritten.

The first data byte in every pair refers to Port 0 (P07 to P00), whereas the second data byte in every pair refers to Port 1 (P17 to P10). See Figure 13.




#### Remote 16-bit I/O expander for Fm+ I2C-bus with interrupt and reset




#### 8.3 Reading from a port (Input mode)

All ports programmed as input should be set to logic 1. To read, the master (microcontroller) first addresses the slave device after it receives the interrupt. By setting the last bit of the byte containing the slave address to logic 1 the Read mode is entered. The data bytes that follow on the SDA are the values on the ports. If the data on the input port changes faster than the master can read, this data may be lost.

**Product data sheet** 





#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

#### 8.4 Power-on reset

When power is applied to  $V_{DD}$ , an internal Power-On Reset (POR) holds the PCA9673 in a reset condition until  $V_{DD}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the PCA9673 registers and  $I^2C$ -bus/SMBus state machine will initialize to their default states. Thereafter  $V_{DD}$  must be lowered below 0.2 V to reset the device.

### 8.5 Interrupt output (INT)

The PCA9673 provides an open-drain interrupt (INT) which can be fed to a corresponding input of the microcontroller (see <u>Figure 15</u>, <u>Figure 16</u>, and <u>Figure 17</u>). This gives these chips a kind of master function which can initiate an action elsewhere in the system.


An interrupt is generated by any rising or falling edge of the port inputs. After time  $t_{(v)D}$  the signal  $\overline{INT}$  is valid.

The interrupt disappears when data on the port is changed to the original setting or data is read from or written to the device which has generated the interrupt.

In the write mode, the interrupt may become deactivated (HIGH) on the rising edge of the write to port pulse. On the falling edge of the write to port pulse the interrupt is definitely deactivated (HIGH).

The interrupt is reset in the read mode on the rising edge of the read from port pulse.

During the resetting of the interrupt itself, any changes on the I/Os may not generate an interrupt. After the interrupt is reset any change in I/Os will be detected and transmitted as an  $\overline{\text{INT}}$ .



### 8.6 RESET input

A reset can be accomplished by holding the  $\overline{RESET}$  pin LOW for a minimum of  $t_{W(rst)}$ . The PCA9673 registers and I<sup>2</sup>C-bus state machine will be held in their default state until the RESET input is once again HIGH.


#### Remote 16-bit I/O expander for Fm+ I2C-bus with interrupt and reset

### 9. Characteristics of the I<sup>2</sup>C-bus

The  $I^2C$ -bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


#### 9.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 18).



#### 9.1.1 START and STOP conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 19).



#### 9.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see <u>Figure 20</u>).

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset




#### 9.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




Remote 16-bit I/O expander for Fm+ I2C-bus with interrupt and reset

### 10. Application design-in information

#### 10.1 Bidirectional I/O expander applications


In the 8-bit I/O expander application shown in Figure 22, P00 and P01 are inputs, and P02 to P07 are outputs. When used in this configuration, during a write, the input (P00 and P01) must be written as HIGH so the external devices fully control the input ports. The desired HIGH or LOW logic levels may be written to the I/Os used as outputs (P02 to P07). During a read, the logic levels of the external devices driving the input ports (P00 and P01) and the previous written logic level to the output ports (P02 to P07) will be read.

The GPIO also has an interrupt line  $(\overline{INT})$  that can be connected to the interrupt logic of the microprocessor. By sending an interrupt signal on this line, the remote I/O informs the microprocessor that there is incoming data or a change of data on its ports without having to communicate via the I<sup>2</sup>C-bus.



#### 10.2 High current-drive load applications

The GPIO has a maximum sinking current of 25 mA per bit. In applications requiring additional drive, two port pins in the same octal may be connected together to sink up to 50 mA current. Both bits must then always be turned on or off together. Up to 8 pins (one octal) can be connected together to drive 200 mA.



PCA9673

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

#### 10.3 Differences between the PCA9673 and the PCF8575

The PCA9673 is a drop in replacement for the PCF8575 and can used without electrical or software modifications, but there is a difference in interrupt output release timing during the read operation.

Write operations are identical. At the completion of each 8-bit write sequence the data is stored in its associated 8-bit write register at ACK or NACK. The first byte goes to P0n while the second goes to P1n. Subsequent writes without a STOP wrap around to P0n then P1n again. Any write will update both read registers and clear interrupts.

Read operations are identical. Both devices update the byte register with the pin data as each 8-bit read is initiated, the very first read after an address cycle corresponds to ports P0n while the second (even byte) corresponds to P1n and subsequent reads without a STOP wrap around to P0n then P1n again.

During read operations, the PCA9673 interrupt output will be cleared in a byte-wise fashion as each byte is read. Reading the first byte will clear any interrupts associated with the P0n pins. This first byte read operation will have no effect on interrupts associated with changes of state on the P1n pins. Interrupts associated with the P1n pins will be cleared when the second byte is read. Reading the second byte has no effect on interrupts associated with the changes of state on the P0x pins. The PCF8575 interrupt output will clear after reading both bytes of data regardless of whether data was changed in the first byte or the second byte or both bytes.

### 11. Limiting values

**Table 4.** Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+6	V
$I_{DD}$	supply current		-	±100	mA
I <sub>SS</sub>	ground supply current		-	±600	mA
VI	input voltage		$V_{SS}-0.5$	5.5	V
I	input current		-	±20	mA
I <sub>O</sub>	output current		-	±50[1]	mA
P <sub>tot</sub>	total power dissipation		-	600	mW
P/out	power dissipation per output		-	200	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

<sup>[1]</sup> Total package (maximum) output current is 600 mA.

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

### 12. Static characteristics

Table 5. Static characteristics

 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supplies							
$V_{DD}$	supply voltage			2.3	-	5.5	V
$I_{DD}$	supply current	operating mode; no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub> ; f <sub>SCL</sub> = 400 kHz		-	200	500	μА
I <sub>stb</sub>	standby current	standby mode; no load; $V_I = V_{DD}$ or $V_{SS}$		-	2.5	10	μА
$V_{POR}$	power-on reset voltage		<u>[1]</u>	-	1.8	2.0	V
Input SC	L; input/output SDA						
$V_{IL}$	LOW-level input voltage			-0.5	-	$+0.3V_{DD}$	V
$V_{IH}$	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
l <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 \text{ V}; V_{DD} = 2.3 \text{ V}$		20	-	-	mΑ
		$V_{OL} = 0.4 \text{ V}; V_{DD} = 3.0 \text{ V}$		25	-	-	mΑ
		$V_{OL} = 0.4 \text{ V}; V_{DD} = 4.5 \text{ V}$		30	-	-	mA
IL	leakage current	$V_I = V_{DD}$ or $V_{SS}$		-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$		-	4	10	pF
I/Os; P00	to P07 and P10 to P17						
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.5 \text{ V}; V_{DD} = 2.3 \text{ V}$	[2]	12	27	-	mΑ
		$V_{OL} = 0.5 \text{ V}; V_{DD} = 3.0 \text{ V}$	[2]	17	35	-	mΑ
		$V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}$	[2]	25	42	-	mA
I <sub>OL(tot)</sub>	total LOW-level output current	$V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}$	[2]	-	-	400	mA
I <sub>OH</sub>	HIGH-level output current	$V_{OH} = V_{SS}$		-30	-150	-300	μА
I <sub>trt(pu)</sub>	transient boosted pull-up current	V <sub>OH</sub> = V <sub>SS</sub> ; see <u>Figure 14</u>		-0.5	-1.0	-	mΑ
Ci	input capacitance		[3]	-	4	10	рF
Co	output capacitance		[3]	-	4	10	рF
Interrupt	INT						
$I_{OL}$	LOW-level output current	$V_{OL} = 0.4 V$		6	-	-	mΑ
Co	output capacitance			-	3	5	рF
Input RE	SET						
$V_{IL}$	LOW-level input voltage			-0.5	-	+0.8	V
$V_{IH}$	HIGH-level input voltage			2	-	5.5	V
I <sub>LI</sub>	input leakage current			-1	-	+1	μА
Ci	input capacitance			-	3	5	pF
Inputs Al	D0, AD1						
$V_{IL}$	LOW-level input voltage			-0.5	-	$+0.3V_{DD}$	V
$V_{IH}$	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
ILI	input leakage current			-1	-	+1	μΑ

<sup>[1]</sup> The power-on reset circuit resets the  $I^2C$ -bus logic with  $V_{DD} < V_{POR}$  and set all I/Os to logic 1 (with current source to  $V_{DD}$ ).

PCA9673

All information provided in this document is subject to legal disclaimers.

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

- [2] Each bit must be limited to a maximum of 25 mA and the total package limited to 400 mA due to internal busing limits.
- [3] The value is not tested, but verified on sampling basis.

### 13. Dynamic characteristics

Table 6. Dynamic characteristics

 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions			d mode bus	Fast mode I <sup>2</sup>	C-bus	Fast- Plus l <sup>2</sup>	Unit	
				Min	Max	Min	Max	Min	Max	
f <sub>SCL</sub>	SCL clock frequency			0	100	0	400	0	1000	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition			4.7	-	1.3	-	0.5	-	μS
t <sub>HD;STA</sub>	hold time (repeated) START condition			4.0	-	0.6	-	0.26	-	μS
t <sub>SU;STA</sub>	set-up time for a repeated START condition			4.7	-	0.6	-	0.26	-	μS
t <sub>su;sto</sub>	set-up time for STOP condition			4.0	-	0.6	-	0.26	-	μS
t <sub>HD;DAT</sub>	data hold time			0	-	0	-	0	-	ns
t <sub>VD;ACK</sub>	data valid acknowledge time		<u>[1]</u>	0.3	3.45	0.1	0.9	0.05	0.45	μS
t <sub>VD;DAT</sub>	data valid time		[2]	300	-	50	-	50	450	ns
t <sub>SU;DAT</sub>	data set-up time			250	-	100	-	50	-	ns
t <sub>LOW</sub>	LOW period of the SCL clock			4.7	-	1.3	-	0.5	-	μS
t <sub>HIGH</sub>	HIGH period of the SCL clock			4.0	-	0.6	-	0.26	-	μS
t <sub>f</sub>	fall time of both SDA and SCL signals		[4][5]	-	300	20 + 0.1C <sub>b</sub> [3]	300	-	120	ns
t <sub>r</sub>	rise time of both SDA and SCL signals			-	1000	20 + 0.1C <sub>b</sub> [3]	300	-	120	ns
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter		[6]	-	50	-	50	-	50	ns
Port timi	ng; $C_L \le 100 \text{ pF}$ (see Figure 1	4 and Figure	<b>15</b> )							
$t_{v(Q)}$	data output valid time			-	4	-	4	-	4	μS
t <sub>su(D)</sub>	data input set-up time			0	-	0	-	0	-	μS
t <sub>h(D)</sub>	data input hold time			4	-	4	-	4	-	μS
Interrupt	timing; C <sub>L</sub> ≤ 100 pF (see <u>Fig</u>	ure 14 and Fi	gure 1	<u>5</u> )						
$t_{v(D)}$	data input valid time			-	4	-	4	-	4	μS
t <sub>d(rst)</sub>	reset delay time			-	4	-	4	-	4	μS
Reset tin	ning (see <u>Figure 25</u> )									
t <sub>w(rst)</sub>	reset pulse width			4	-	4	-	4	-	ns
t <sub>rec(rst)</sub>	reset recovery time			0	-	0	-	0	-	ns
t <sub>rst</sub>	reset time			100	-	100	-	100	-	ns

<sup>[1]</sup>  $t_{VD;ACK}$  = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.

PCA9673


All information provided in this document is subject to legal disclaimers.


© NXP B.V. 2011. All rights reserved.

<sup>[2]</sup>  $t_{VD;DAT}$  = minimum time for SDA data out to be valid following SCL LOW.

#### Remote 16-bit I/O expander for Fm+ I2C-bus with interrupt and reset

- [3]  $C_b = total$  capacitance of one bus line in pF.
- [4] A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V<sub>IL</sub> of the SCL signal) in order to bridge the undefined region SCL's falling edge.
- [5] The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t<sub>f</sub> is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>f</sub>.
- [6] Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns.






**PCA9673 NXP Semiconductors** 

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

### 14. Package outline

#### SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.014

0.009

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT137-1	075E05	MS-013			<del>99-12-27</del> 03-02-19	

0.394

0.016

0.039

Fig 26. Package outline SOT137-1 (SO24)


0.004

0.089

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

EUROPEAN	ISSUE DATE
PROJECTION	ISSUE DATE
	<del>-99-12-27</del> 03-02-19
_	

Fig 27. Package outline SOT355-1 (TSSOP24)

PCA967

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.85 mm

SOT616-1




Fig 28. Package outline SOT616-1 (HVQFN24)

PCA9673 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.