## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

PCA9691

## 8-bit A/D and D/A converter

Rev. 02 - 27 January 2010
Product data sheet

## 1. General description

The PCA9691 is a single chip, single supply, low power, 8 -bit CMOS $^{1}$ data acquisition device with four analog inputs, one analog output and a serial $\mathrm{I}^{2} \mathrm{C}$-bus interface. Three address pins (A0, A1, and A2) are used for programming the hardware address, allowing the use of up to 64 PCA9691 devices connected to the $\mathrm{I}^{2} \mathrm{C}$-bus without additional hardware. Address, control and data to and from the PCA9691 are transferred via the serial two-line bidirectional $\mathrm{I}^{2} \mathrm{C}$-bus.

The functions of the PCA9691 include:

- Analog input multiplexing
- On-chip sample and hold
- 8-bit Analog-to-Digital (A/D) conversion
- 8-bit Digital-to-Analog (D/A) conversion

The maximum conversion rate is given by the maximum frequency of the $\mathrm{I}^{2} \mathrm{C}$-bus.

## 2. Features

- 8-bit successive approximation A/D conversion
- Four analog inputs programmable as single-ended or differential inputs
- 64 different addresses by three hardware address pins
- 1 MHz Fast-mode Plus ( $\mathrm{Fm}+$ ) $\mathrm{I}^{2} \mathrm{C}$-bus via serial input/output
- Sampling rate given by $\mathrm{I}^{2} \mathrm{C}$-bus frequency
- Single supply voltage; operating from 2.5 V to 5.5 V
- Low standby current
- Analog voltage from $\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}$
- Multiplying Digital-to-Analog Converter (DAC) with one analog output
- On-chip sample and hold circuit
- Auto-incremented channel selection

[^0]
## 3. Ordering information

Table 1. Ordering information

| Type number | Package |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Name | Description | Version |  |
| PCA9691BS | HVQFN16 | plastic thermal enhanced very thin quad flat package; <br> no leads; 16 terminals; body $4 \times 4 \times 0.85 \mathrm{~mm}$ | SOT629-1 |  |
| PCA9691TS | TSSOP16 | plastic thin shrink small outline package; 16 leads; <br> body width 4.4 mm | SOT403-1 |  |
| PCA9691T | SO16 | plastic small outline package; 16 leads; body width <br> 7.5 mm | SOT162-1 |  |

4. Marking

Table 2. Marking codes

| Type number | Marking code |
| :--- | :--- |
| PCA9691BS | 9691 |
| PCA9691TS | PCA9691 |
| PCA9691T | PCA9691T |

## 5. Block diagram



Fig 1. Block diagram of PCA9691

## 6. Pinning information

### 6.1 Pinning



Transparent top view
For mechanical details, see Figure 25.
Fig 2. Pin configuration for HVQFN16 (PCA9691BS)


Top view. For mechanical details, see Figure 26.
Fig 3. Pin configuration for TSSOP16 (PCA9691TS)


Top view. For mechanical details, see Figure 27.
Fig 4. Pin configuration for SO16 (PCA9691T)

### 6.2 Pin description

Table 3. Pin description

| Symbol | Pin |  |  | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | HVQFN16 <br> (PCA9691BS) | $\begin{aligned} & \text { TSSOP16 } \\ & \text { (PCA9691TS) } \end{aligned}$ | SO16 <br> (PCA9691T) |  |  |
| AINO | 15 | 1 | 1 | input | analog input 0 |
| AIN1 | 16 | 2 | 2 | input | analog input 1 |
| AIN2 | 1 | 3 | 3 | input | analog input 2 |
| AIN3 | 2 | 4 | 4 | input | analog input 3 |
| A0 | 3 | 5 | 5 | input | address input 0 |
| A1 | 4 | 6 | 6 | input | address input 1 |
| A2 | 5 | 7 | 7 | input | address input 2 |
| $\mathrm{V}_{\text {SS }}$ | 6[1] | 8 | 8 | ground | ground supply (analog and digital) |
| SDA | 7 | 9 | 9 | input/output | $\mathrm{I}^{2} \mathrm{C}$-bus data input and output |
| SCL | 8 | 10 | 10 | input | $1^{2} \mathrm{C}$-bus clock input |
| OSC | 9 | 11 | 11 | input/output | oscillator signal selection: input, if pin EXT is HIGH output, if pin EXT is LOW |
| EXT | 10 | 12 | 12 | input | oscillator selection input: <br> HIGH: external oscillator <br> LOW: internal oscillator |
| AGND | 11 | 13 | 13 | ground | DAC analog ground |
| VREF | 12 | 14 | 14 | input | DAC reference voltage input |
| AOUT | 13 | 15 | 15 | output | analog output |
| $V_{D D}$ | 14 | 16 | 16 | supply | supply voltage |

[1] The die paddle (exposed pad) is connected to $\mathrm{V}_{\mathrm{SS}}$ and should be electrically isolated.

## 7. Functional description

### 7.1 Addressing

Each PCA9691 device in an $I^{2} \mathrm{C}$-bus system is activated by sending a valid address to the device. The address consists of seven programmable bits and one read/write bit. The address must be set according to Table 4. The three input pins (A2, A1, and A0) are used to encode the seven address bits (A[6:0]), where each of the pins can be connected to $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}, \mathrm{SCL}$, or SDA. The address is always sent as the first byte after the start condition in the $\mathrm{I}^{2} \mathrm{C}$-bus protocol. The last bit of the address byte is the read/write bit which sets the direction of the following data transfer (see Figure 5, Figure 18, and Figure 19).


Fig 5. Address byte

### 7.1.1 Address map

Table 4. PCA9691 address map

| Pin |  |  | Bit |  |  |  |  |  |  |  | Address | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A2 | A1 | A0 | A6 | A5 | A4 | A3 | A2 | A1 | AO | R/W |  |  |
| $\mathrm{V}_{S S}$ | $\mathrm{V}_{\text {SS }}$ | SDA | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 40h | 1 |
| $V_{S S}$ | $V_{\text {DD }}$ | SDA | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 42h | 2 |
| $V_{\text {DD }}$ | $\mathrm{V}_{\text {SS }}$ | SDA | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 44h | 3 |
| $V_{\text {DD }}$ | $V_{\text {DD }}$ | SDA | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 46h | 4 |
| $V_{S S}$ | SDA | $V_{S S}$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 48h | 5 |
| $V_{S S}$ | SDA | $V_{\text {DD }}$ | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 4Ah | 6 |
| $V_{\text {DD }}$ | SDA | $\mathrm{V}_{\text {SS }}$ | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 4Ch | 7 |
| $V_{\text {DD }}$ | SDA | $V_{\text {DD }}$ | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 4Eh | 8 |
| SDA | $\mathrm{V}_{\text {SS }}$ | $V_{S S}$ | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 50h | 9 |
| SDA | $\mathrm{V}_{\text {SS }}$ | $V_{\text {DD }}$ | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 52h | 10 |
| SDA | $V_{\text {DD }}$ | $\mathrm{V}_{\text {SS }}$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 54h | 11 |
| SDA | $V_{D D}$ | $V_{\text {DD }}$ | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 56h | 12 |
| $V_{S S}$ | SDA | SDA | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 58h | 13 |
| $V_{D D}$ | SDA | SDA | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 5Ah | 14 |
| SDA | $V_{S S}$ | SDA | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 5Ch | 15 |
| SDA | $V_{D D}$ | SDA | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 5Eh | 16 |
| SDA | SDA | $V_{S S}$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 60h | 17 |
| SDA | SDA | $V_{\text {DD }}$ | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 62h | 18 |
| SDA | SDA | SDA | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 64h | 19 |
| SCL | SCL | SCL | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 66h | 20 |
| $\mathrm{V}_{S S}$ | $\mathrm{V}_{\text {SS }}$ | SCL | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 68h | 21 |
| $\mathrm{V}_{S S}$ | $V_{D D}$ | SCL | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 6Ah | 22 |
| $V_{\text {DD }}$ | $\mathrm{V}_{\text {SS }}$ | SCL | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 6Ch | 23 |
| $V_{\text {DD }}$ | $V_{D D}$ | SCL | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 6Eh | 24 |
| $V_{S S}$ | SCL | $\mathrm{V}_{\text {SS }}$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 70h | 25 |
| $V_{S S}$ | SCL | $V_{\text {DD }}$ | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 72h | 26 |
| $V_{\text {DD }}$ | SCL | $\mathrm{V}_{\text {SS }}$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 74h | 27 |
| $V_{D D}$ | SCL | $V_{D D}$ | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 76h | 28 |
| SCL | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 78h | 29 |
| SCL | $\mathrm{V}_{\text {SS }}$ | $V_{\text {D }}$ | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 7Ah | 30 |
| SCL | $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 7Ch | 31 |
| SCL | $V_{D D}$ | $V_{D D}$ | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 7Eh | 32 |
| $\mathrm{V}_{S S}$ | SCL | SCL | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 80h | 33 |
| $V_{\text {DD }}$ | SCL | SCL | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 82h | 34 |
| SCL | $\mathrm{V}_{\text {SS }}$ | SCL | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 84h | 35 |
| SCL | $V_{\text {DD }}$ | SCL | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 86h | 36 |
| SCL | SCL | $\mathrm{V}_{\text {SS }}$ | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 88h | 37 |
| SCL | SCL | $V_{\text {DD }}$ | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 8Ah | 38 |

Table 4. PCA9691 address map ...continued

| Pin |  |  | Bit |  |  |  |  |  |  |  | Address | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A2 | A1 | A0 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | R/W |  |  |
| $V_{S S}$ | SCL | SDA | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 8Ch | 39 |
| $V_{\text {DD }}$ | SCL | SDA | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 8Eh | 40 |
| $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{S S}$ | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 90h | 41 |
| $\mathrm{V}_{\text {SS }}$ | $V_{S S}$ | $V_{\text {DD }}$ | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 92h | 42 |
| $V_{\text {SS }}$ | $V_{D D}$ | $V_{S S}$ | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 94h | 43 |
| $\mathrm{V}_{\text {SS }}$ | $V_{\text {DD }}$ | $V_{\text {DD }}$ | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 96h | 44 |
| $V_{\text {DD }}$ | $V_{S S}$ | $V_{S S}$ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 98h | 45 |
| $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | $V_{\text {DD }}$ | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 9Ah | 46 |
| $V_{\text {DD }}$ | $V_{\text {DD }}$ | $V_{S S}$ | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 9Ch | 47 |
| $V_{\text {DD }}$ | $V_{\text {DD }}$ | $V_{\text {DD }}$ | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 9Eh | 48 |
| $V_{S S}$ | SDA | SCL | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | A0h | 49 |
| $V_{\text {DD }}$ | SDA | SCL | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | A2h | 50 |
| SCL | SDA | $V_{S S}$ | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | A4h | 51 |
| SCL | SDA | $V_{\text {DD }}$ | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | A6h | 52 |
| SDA | SCL | $V_{S S}$ | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | A8h | 53 |
| SDA | SCL | $V_{\text {DD }}$ | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | AAh | 54 |
| SDA | $V_{S S}$ | SCL | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | ACh | 55 |
| SDA | $V_{\text {DD }}$ | SCL | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | AEh | 56 |
| SCL | $\mathrm{V}_{\text {SS }}$ | SDA | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | B0h | 57 |
| SCL | $V_{\text {DD }}$ | SDA | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | B2h | 58 |
| SDA | SCL | SCL | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | B4h | 59 |
| SCL | SDA | SCL | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | B6h | 60 |
| SCL | SCL | SDA | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | B8h | 61 |
| SCL | SDA | SDA | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | BAh | 62 |
| SDA | SCL | SDA | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | BCh | 63 |
| SDA | SDA | SCL | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | BEh | 64 |

### 7.2 Control byte

The second byte sent to a PCA9691 is stored in its control register and is required to control the PCA9691 function.

The upper nibble of the control register is used for enabling the analog output, and for programming the analog inputs as single-ended or differential inputs. The lower nibble selects one of the analog input channels defined by the upper nibble (see Figure 6).

If the auto-increment flag is set, the channel number is incremented automatically after each A/D conversion.

If the auto-increment mode is selected and the internal oscillator is used, the analog output enable flag in the control byte (bit 6) must be set. This allows the internal oscillator to run continuously, thereby preventing conversion errors resulting from oscillator start-up delay. The analog output enable flag can be reset at other times to reduce quiescent power consumption.

The selection of a non-existing input channel results in the highest available channel number being allocated. Therefore, if the auto-increment flag is set, the next selected channel is always channel 0 .

After power-on all bits of the control register are reset to logic 0 . The DAC and the oscillator are disabled for power saving. The analog output is switched to a high-impedance state.

The most significant bits of both nibbles are reserved for oscillator control. Bit 7 and bit 3 can be set when the interface frequency is $\mathrm{f}_{\mathrm{SCL}} \leq 400 \mathrm{kHz}$ (see Figure 6). Setting these two bits to logic 1 sets the internal frequency to half and the accuracy of the A/D and D/A conversion is 1 LSB as indicated in Table 8 and Table 9.

The oscillator output is disabled in normal operation (pin OSC is LOW). Setting bit 7 to logic 0 and bit 3 to logic 1 will enable this output in order to observe the oscillator frequency (divided by 4).


Fig 6. Control byte

### 7.3 D/A conversion

The third byte sent to a PCA9691 is stored in the DAC data register and is converted to the corresponding analog voltage using the on-chip DAC. This DAC consists of a resistor divider chain connected to the external reference voltage (pin VREF) with 256 taps and selection switches. The tap-decoder switches one of these taps to the DAC output line (see Figure 7).

The analog output voltage is buffered by an auto-zeroed unity gain amplifier. Setting the analog output enable flag of the control register switches this buffer amplifier on or off. In the active state the output voltage is held until a further data byte is sent.

In order to release the DAC for a successive approximation A/D conversion cycle, the unity gain amplifier is equipped with a sample and hold circuit. This circuit holds the output voltage while executing the A/D conversion.

The formula for the output voltage supplied to the analog output pin AOUT is shown in Figure 8.

The waveforms of a D/A conversion sequence are shown in Figure 9.
With the rising edge of the 8th clock bit the DAC register is filled with a new value D 7 to D0. After some delay the voltage at the analog output starts to change from the previous value to the new value.

This delay is random but stays within the following limits:

- Minimum $8 T_{\text {osc }}$ from the rising edge of the 8th bit
- Maximum $18 \mathrm{~T}_{\text {osc }}$ from the rising edge of the acknowledge bit (9th bit)

Where $T_{\text {osc }}$ is the oscillator period (oscillator frequency is given in Table 6).
Remark: When AOUT starts changing, the DAC settling time $\mathrm{t}_{\text {s(DAC) }}$ (specified in Table 8), is required for AOUT to reach a new accurate value.


Fig 7. DAC resistor divider chain


Fig 8. DAC data and DC conversion characteristics


Fig 9. D/A conversion sequence

### 7.3.1 Worst case example

An example of the worst case is shown in Figure 10. The delay time can have a value between $8 T_{\text {osc }}$ and $18 T_{\text {osc }}$.

When the $\mathrm{I}^{2} \mathrm{C}$-bus is driven at 1 MHz (full speed) then the DAC is operating at a rate of $9 \mu \mathrm{~s}$.

The previous AOUT value is valid at least until the rising edge of the acknowledge bit ( $8 \mathrm{~T}_{\text {osc }} \geq 1.23 \mu \mathrm{~s}$ ).

The latest start time of the new value is $5.6 \mu \mathrm{~s}$ from the rising edge of the acknowledge bit: $\left(18 \mathrm{~T}_{\text {osc }} \leq 5.6 \mu \mathrm{~s}\right)$ so AOUT is stable after $\mathrm{t}_{\mathrm{s}(\mathrm{DAC})} \leq 2.4 \mu \mathrm{~s}$.

The new AOUT value is valid, at the latest, after $8.0 \mu \mathrm{~s}$ so before the rising edge of the 8th bit of the next transferred byte. Therefore, at the full speed of the ${ }^{2} \mathrm{C}$-bus, the analog output is valid under all circumstances between the rising edges of the 8th bit and the acknowledge bit.


Fig 10. D/A conversion sequence, example of worst case

### 7.4 A/D conversion

The A/D Converter (ADC) makes use of the successive approximation conversion technique. The on-chip DAC and a high-gain comparator are used temporarily during an A/D conversion cycle.

An A/D conversion cycle is always started after sending a valid read mode address to a PCA9691. The A/D conversion cycle is triggered at the trailing edge of the acknowledge clock pulse and is executed while transmitting the result of the previous conversion (see Figure 11).


Fig 11. A/D conversion sequence

Once a conversion cycle is triggered, an input voltage sample of the selected channel is stored on the chip and is converted to the corresponding 8-bit binary code. Samples picked up from differential inputs are converted to an 8-bit two's complement code (see Figure 12 and Figure 13).

The conversion result is stored in the ADC data register and awaits transmission. If the auto-increment flag is set the next channel is selected.

The first byte transmitted in a read cycle contains the conversion result code of the previous read cycle. After a Power-On Reset (POR) condition the first byte read is 80h The protocol of an $\mathrm{I}^{2} \mathrm{C}$-bus read cycle is shown in Figure 19.

The actual speed of the $I^{2} \mathrm{C}$-bus provides the maximum $\mathrm{A} / \mathrm{D}$ conversion rate


Fig 12. $A / D$ conversion characteristics of single-ended inputs


Fig 13. A/D conversion characteristics of differential inputs

### 7.5 Reference voltage

For the $D / A$ and $A / D$ conversion either a stable external voltage reference or the supply voltage has to be applied to the resistor divider chain (pins VREF and AGND). Pin AGND has to be connected to the system analog ground and may have a DC off-set with reference to $\mathrm{V}_{\mathrm{SS}}$.

A low frequency may be applied to pins VREF and AGND. This allows the use of the DAC as a one-quadrant multiplier (see Figure 12 and Figure 24).

The ADC may also be used as a one- or two-quadrant analog divider. The analog input voltage is divided by the reference voltage. The result is converted to a binary code. In this application the user has to keep the reference voltage stable during the conversion cycle.

### 7.6 Oscillator

An on-chip oscillator generates the clock signal required for the A/D conversion cycle and for refreshing the auto-zeroed buffer amplifier. When using this oscillator pin EXT has to be connected to $\mathrm{V}_{\text {SS }}$. The oscillator frequency divided by 4 is available at output pin OSC (see Section 7.2). However, in normal operation it is recommended that output pin OSC is disabled. In this case the output pin OSC is LOW.

The oscillator starts when a start condition is sent via the $\mathrm{I}^{2} \mathrm{C}$-bus interface. If the received address is recognized as valid the oscillator continues to run. If the received address is not recognized the oscillator stops.

If a stop condition occurs the oscillator is stopped unless pin AOUT is enabled.

It is recommended that if the $\mathrm{I}^{2} \mathrm{C}$-bus speed $\mathrm{f}_{\mathrm{SCL}} \leq 400 \mathrm{kHz}$, you must reduce the oscillator frequency by half (see the definition of the control byte in Figure 6).

If pin EXT is connected to $V_{D D}$ the oscillator output OSC is switched to a high-impedance state allowing to feed an external clock signal to the OSC input. The frequency of the external clock must be in the specified range.

### 7.7 Characteristics of the $\mathrm{I}^{2} \mathrm{C}$-bus

The $\mathrm{I}^{2} \mathrm{C}$-bus is for bidirectional, two-line communication between different IC or modules. The two lines are a Serial DAta Line (SDA) and a Serial Clock Line (SCL). Both lines are connected to a positive supply via a pull-up resistor. Data transfer is initiated only when the bus is not busy.

### 7.7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line remains stable during the HIGH period of the clock pulse as changes in the data line at this time are interpreted as control signals (see Figure 14)


Fig 14. Bit transfer

### 7.7.2 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy.
A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S).

A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 15).


Fig 15. Definition of start and stop condition

### 7.7.3 System configuration

A device which sends data to the bus is a transmitter, a device which receives data from the bus is a receiver. The device which initiates and terminates a transfer is the master; and the devices which are addressed by the master are the slaves (see Figure 16).


Fig 16. System configuration

### 7.7.4 Acknowledge

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge cycle.

- A slave receiver, which is addressed, must generate an acknowledge after the reception of each byte.
- A master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.
- The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration).
- A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.

Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$-bus is illustrated in Figure 17.


Fig 17. Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$-bus

### 7.7.5 $\quad{ }^{2} \mathrm{C}$-bus protocol

After a start condition a valid hardware address has to be sent to a PCA9691 device. The read/write bit defines the direction of the following single or multiple byte data transfer. For the format and the timing of the start condition $(S)$, the stop condition $(P)$ and the acknowledge bit $(\mathrm{A})$ refer to the $\mathrm{I}^{2} \mathrm{C}$-bus characteristics. In the write mode a data transfer is terminated by sending either a stop condition or the start condition of the next data transfer.


Fig 18. Bus protocol for write mode, D/A conversion


Fig 19. Bus protocol for read mode, A/D conversion

## 8. Internal circuitry



Fig 20. Device protection

## 9. Limiting values

Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $V_{D D}$ | supply voltage |  | -0.5 | +6.5 | V |
| $\mathrm{~V}_{I}$ | input voltage | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |  |
| $\mathrm{I}_{\mathrm{I}}$ | input current | - | $\pm 10$ | mA |  |

Table 5. Limiting values ...continued In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| lo | output current |  | - | $\pm 20$ | mA |
| $l_{\text {D }}$ | supply current |  | - | +50 | mA |
| ISS | ground supply current |  | - | -50 | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation |  | - | 300 | mW |
| Po | output power |  | - | 100 | mW |
| $V_{\text {ESD }}$ | electrostatic discharge voltage | HBM | [1] - | $\pm 1500$ | V |
|  |  | MM | [2] - | $\pm 200$ | V |
|  | latch-up current |  | [3] - | 100 | mA |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | [4] -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Tamb | ambient temperature |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

[1] Pass level; Human Body Model (HBM), according to Ref. 5 "JESD22-A114".
[2] Pass level; Machine Model (MM), according to Ref. 6 "JESD22-A115".
[3] Pass level; latch-up testing according to Ref. 7 "JESD78" at maximum ambient temperature ( $\mathrm{T}_{\mathrm{amb}(\max )}$ ).
[4] According to the NXP store and transport requirements (see Ref. 9 "NX3-00092") the devices have to be stored at a temperature of $+8^{\circ} \mathrm{C}$ to $+45{ }^{\circ} \mathrm{C}$ and a humidity of $25 \%$ to $75 \%$. For long term storage products deviant conditions are described in that document.

## 10. Characteristics

### 10.1 Static characteristics

Table 6. Static characteristic
$V_{D D}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} ; V_{S S}=0 \mathrm{~V} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| $V_{\text {DD }}$ | supply voltage |  | 2.5 | 5.0 | 5.5 | V |
| $l_{\text {D }}$ | supply current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\mathrm{DD}}$; no load |  |  |  |  |
|  |  | standby |  |  |  |  |
|  |  | no bus activity | - | 1.5 | 10 | $\mu \mathrm{A}$ |
|  |  | bus activity | - | 10 | 100 | $\mu \mathrm{A}$ |
|  |  | operating; $\mathrm{f}_{\text {SCL }}=1 \mathrm{MHz}$ |  |  |  |  |
|  |  | pin AOUT off | - | 500 | 1400 | $\mu \mathrm{A}$ |
|  |  | pin AOUT active | - | 1400 | 2500 | $\mu \mathrm{A}$ |
| $V_{\text {POR }}$ | power-on reset voltage |  | [1] 0.8 | - | 2.0 | V |
| Digital inputs: pins SCL, SDA, A0, A1, A2, OSC and EXT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | 0 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |
| IL | leakage current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{DD}}$ | -100 | - | +100 | nA |
| $\mathrm{Ci}_{i}$ | input capacitance |  | - | - | 550 | pF |
| Digital output: pin SDA |  |  |  |  |  |  |
| $\mathrm{l}_{\text {OL }}$ | LOW-level output current | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} ; \\ & \mathrm{C}_{\mathrm{L}}=550 \mathrm{pF} ; \mathrm{f}_{\mathrm{SCL}}=1 \mathrm{MHz} \end{aligned}$ | 24 | - | - | mA |

Table 6. Static characteristic ...continued
$V_{D D}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{V}_{S S}=0 \mathrm{~V} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference inputs: pins VREF and AGND |  |  |  |  |  |  |
| $V_{\text {VREF }}$ | voltage on pin VREF | $\mathrm{V}_{\text {VREF }}-\mathrm{V}_{\text {AGND }} \geq 1.6 \mathrm{~V}$ | 1.6 | - | $V_{D D}$ | V |
| $\mathrm{V}_{\text {AGND }}$ | voltage on pin AGND | $\mathrm{V}_{\text {VREF }}-\mathrm{V}_{\text {AGND }} \geq 1.6 \mathrm{~V}$ | $\mathrm{V}_{\text {SS }}$ | - | $V_{D D}-1.6$ | V |
| $\mathrm{I}_{\mathrm{LI}}$ | input leakage current |  | -100 | - | +100 | nA |
| $\mathrm{R}_{\text {ref }}$ | reference resistance | resistance between pin VREF and pin AGND | - | 40 | - | $\mathrm{k} \Omega$ |
| Oscillator: pin OSC |  |  |  |  |  |  |
| $\mathrm{f}_{\text {osc (int) }}$ | internal oscillator frequency | pin EXT is LOW | 3.2 | - | 8.0 | MHz |
| $\mathrm{f}_{\text {osc(ext) }}$ | external oscillator frequency | pin EXT is HIGH | 3.5 | - | 5.5 | MHz |

[1] The power-on reset circuit resets the $\mathrm{I}^{2} \mathrm{C}$-bus logic when $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\mathrm{POR}}$.


Internal oscillator on; analog output disabled; $\mathrm{T}_{\mathrm{amb}}=27^{\circ} \mathrm{C}$
Fig 21. Operating supply current as a function of supply voltage (typical)


Fig 22. Output impedance of analog output buffer (near power rails)

### 10.2 Dynamic characteristics

Table 7. $\quad{ }^{2} \mathrm{C}$-bus characteristics
$V_{D D}=2.5 \mathrm{~V}$ to 5.5 V ; $V_{S S}=0 \mathrm{~V} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; reference to $30 \%$ and $70 \%$ with an input voltage swing of $V_{S S}$ to $V_{D D}$ (see Figure 23).

| Symbol | Parameter | Conditions |  | Standard mode |  | Fast mode |  | Fast-mode Plus |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency |  | [1] | 0 | 100 | 0 | 400 | 0 | 1000 | kHz |
| $\mathrm{t}_{\text {BUF }}$ | bus free time between a STOP and START condition |  |  | 4.7 | - | 1.3 | - | 0.5 | - | $\mu \mathrm{S}$ |
| $\mathrm{thb}_{\text {; STA }}$ | hold time (repeated) START condition |  |  | 4.0 | - | 0.6 | - | 0.26 | - | $\mu \mathrm{S}$ |
| $t_{\text {SU; STA }}$ | set-up time for a repeated START condition |  |  | 4.7 | - | 0.6 | - | 0.26 | - | $\mu \mathrm{S}$ |
| $t_{\text {Su;STO }}$ | set-up time for STOP condition |  |  | 4.0 | - | 0.6 | - | 0.26 | - | $\mu \mathrm{S}$ |
| $t_{\text {thd } ; \text { DAT }}$ | data hold time |  |  | 0 | - | 0 | - | 0 | - | ns |
| tvo;ACK | data valid acknowledge time |  | [2] | 0.1 | 3.45 | 0.1 | 0.9 | 0.05 | 0.45 | $\mu \mathrm{S}$ |
| $t_{\text {vD; }}$ DAT | data valid time |  | [3] | 300 | - | 75 | - | 75 | 450 | ns |
| $t_{\text {SU; DAT }}$ | data set-up time |  |  | 250 | - | 100 | - | 50 | - | ns |
| tow | LOW period of the SCL clock |  |  | 4.7 | - | 1.3 | - | 0.5 | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{HIGH}}$ | HIGH period of the SCL clock |  |  | 4.0 | - | 0.6 | - | 0.26 | - | $\mu \mathrm{S}$ |

Table 7. $\mathrm{I}^{2} \mathrm{C}$-bus characteristics ...continued
$V_{D D}=2.5 \mathrm{~V}$ to 5.5 V ; $V_{S S}=0 \mathrm{~V} ; T_{\text {amb }}=-40{ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; reference to $30 \%$ and $70 \%$ with an input voltage swing of $V_{S S}$ to $V_{D D}$ (see Figure 23).

| Symbol | Parameter | Conditions | Standard mode |  | Fast mode |  | Fast-mode Plus |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{f}}$ | fall time of both SDA and SCL signals | [4][5][6] | - | 300 | $20+0.1 \mathrm{C}_{\mathrm{b}}$ | 300 | - | 120 | ns |
| $\mathrm{tr}_{\mathrm{r}}$ | rise time of both SDA and SCL signals | [4][5][6] | - | 1000 | $20+0.1 C_{b}$ | 300 | - | 120 | ns |
| $t_{\text {w(spike) }}$ | spike pulse width | [7] | - | 50 | - | 50 | - | 50 | ns |

[1] The minimum SCL clock frequency is limited by the bus time-out feature which resets the serial bus interface if either the SDA or SCL is held LOW for a minimum of 25 ms . You must disable the bus time-out feature for DC operation.
[2] $t_{V D ; A C K}=$ time for acknowledgement signal from SCL LOW to SDA (out) LOW.
[3] $t_{V D ; D A T ~}=$ minimum time for valid SDA (out) data following SCL LOW.
[4] A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the $\mathrm{V}_{\text {IL }}$ of the SCL signal) in order to bridge the undefined region of the SCL's falling edge.
[5] $\quad \mathrm{C}_{\mathrm{b}}=$ total capacitance of one bus line in pF .
[6] The maximum $t_{f}$ for the SDA and SCL bus lines is 300 ns . The maximum fall time for the SDA output stage, $\mathrm{t}_{\mathrm{f}}$ is 250 ns . This allows series protection resistors to be connected between the SDA pin and the SDA bus line and between the SCL pin and the SCL bus line without exceeding the maximum $\mathrm{t}_{\mathrm{f}}$.
[7] Input filters on the SDA and SCL inputs suppress noise spikes of less than 50 ns .
PROTOCOL

|  | START | BIT 7 | BIT 6 |  |
| :--- | :---: | :---: | :---: | :---: |
|  | CONDITION | MSB | (A6) |  |
|  | (S) | (A7) |  |  |


| BIT 0 | ACKNOWLEDGE | STOP |  |
| :--- | :---: | :---: | :---: |
| LSB | (A) | CONDITION |  |
| $(\mathrm{R} / \overline{\mathrm{W}})$ |  | $(\mathrm{P})$ |  |




Rise and fall times refer to $30 \%$ and $70 \%$
Fig 23. $\mathrm{I}^{2} \mathrm{C}$-bus timing diagram

Table 8. D/A characteristics
$V_{D D}=5.0 \mathrm{~V} ; V_{S S}=0 \mathrm{~V} ; V_{V R E F}=5.0 \mathrm{~V} ; V_{A G N D}=0 \mathrm{~V} ; T_{a m b}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; R_{L}=10 \mathrm{k} \Omega$; $C_{L}=50 \mathrm{pF}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog output |  |  |  |  |  |  |
| $\mathrm{V}_{\text {AOUT }}$ | voltage on pin AOUT | no resistive load | $\mathrm{V}_{S S}$ | - | $V_{D D}$ | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\mathrm{V}_{S S}$ | - | $0.9 \mathrm{~V}_{\mathrm{DD}}$ | V |
| ILO | output leakage current | pin AOUT disabled | -100 | - | +100 | nA |
| Accuracy |  |  |  |  |  |  |
| $\mathrm{E}_{\mathrm{G}}$ | gain error | no resistive load | - | - | 1 | \% |
| $\mathrm{E}_{0}$ | offset error |  | - | - | $\pm 20$ | mV |
| $\mathrm{E}_{\mathrm{L}}$ | linearity error | $\mathrm{f}_{\text {SCL }} \leq 400 \mathrm{kHz}$ | [1] | - | $\pm 1.0$ | LSB |
|  |  | $\mathrm{f}_{\text {SCL }}>400 \mathrm{kHz}$ | [1] - | - | $\pm 1.5$ | LSB |
| $\mathrm{t}_{\text {(DAC) }}$ | DAC settling time |  | [2] | - | 2.4 | $\mu \mathrm{S}$ |
| $\mathrm{f}_{\mathrm{C} \text { (DAC) }}$ | DAC conversion frequency |  | - | - | 44 | kHz |
| $\alpha_{\text {sup (n) }}$ | noise suppression | $\begin{aligned} & \mathrm{f}=100 \mathrm{~Hz} ; \\ & \mathrm{V}_{\mathrm{n}(\mathrm{VDD})(\mathrm{p}-\mathrm{p})}=100 \mathrm{mV} \end{aligned}$ | - | 40 | - | dB |

[1] The linearity error is assured if the internal frequency is changed by setting bit 7 and bit 3 of the control byte to logic 1 (see Figure 6).
[2] The time from the start of AOUT to a change of $1 / 2$ LSB full scale (see Section 7.3).

Table 9. A/D characteristics
$V_{D D}=5.0 \mathrm{~V} ; V_{S S}=0 \mathrm{~V} ; V_{V R E F}=5.0 \mathrm{~V} ; V_{A G N D}=0 \mathrm{~V} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; R_{L}=10 \mathrm{k} \Omega ; C_{L}=50 \mathrm{pF}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog inputs |  |  |  |  |  |  |
| $\mathrm{V}_{\text {AIN }}$ | voltage on pin AIN | pins AIN0 to AIN3 | $\mathrm{V}_{S S}$ | - | $V_{D D}$ | V |
| $\mathrm{I}_{\mathrm{LI}}$ | input leakage current |  | -100 | - | +100 | nA |
| $\mathrm{C}_{\text {i(a) }}$ | analog input capacitance |  | - | 10 | - | pF |
| $\mathrm{C}_{\text {i(dif) }}$ | differential input capacitance |  | - | 10 | - | pF |
| $\mathrm{V}_{\mathrm{i} \text { (se) }}$ | single-ended input voltage | measuring range | $\mathrm{V}_{\text {AGND }}$ | - | $\mathrm{V}_{\text {VREF }}$ | V |
| $\mathrm{V}_{\text {i }}$ (dif) | differential input voltage | measuring range: $\mathrm{V}_{\mathrm{FSR}}=\mathrm{V}_{\mathrm{VREF}}-\mathrm{V}_{\mathrm{AGND}}$ | $-0.5 \mathrm{~V}_{\text {FSR }}$ | - | $+0.5 \mathrm{~V}_{\text {FSR }}$ | V |
| Accuracy |  |  |  |  |  |  |
| $\mathrm{E}_{\mathrm{G}}$ | gain error | $\mathrm{f}_{\mathrm{SCL}} \leq 400 \mathrm{kHz}$ | - | - | 1 | \% |
|  |  | $\mathrm{f}_{\mathrm{SCL}}>400 \mathrm{kHz}$ | - | - | 3 | \% |
| $\mathrm{E}_{\mathrm{O}}$ | offset error |  | - | - | $\pm 20$ | mV |
| $\mathrm{E}_{\mathrm{L}}$ | linearity error | $\mathrm{f}_{\mathrm{SCL}} \leq 400 \mathrm{kHz}$ | [1] - | - | $\pm 1.0$ | LSB |
|  |  | $\mathrm{f}_{\mathrm{SCL}}>400 \mathrm{kHz}$ | [1] - | - | $\pm 2.0$ | LSB |
| CMRR | common-mode rejection ratio |  | - | 40 | - | dB |
| $\alpha_{\text {sup( } n \text { ) }}$ | noise suppression | $\begin{aligned} & \mathrm{f}=100 \mathrm{~Hz} ; \\ & \mathrm{V}_{\mathrm{n}(\mathrm{VDD})(\mathrm{p}-\mathrm{p})}=100 \mathrm{mV} \end{aligned}$ | - | 40 | - | dB |
| $\mathrm{t}_{\mathrm{C} \text { (ADC) }}$ | ADC conversion time |  | - | - | 8.5 | $\mu \mathrm{S}$ |
| $\mathrm{f}_{\mathrm{c}(\mathrm{ADC})}$ | ADC conversion frequency | $\mathrm{f}_{\mathrm{SCL}}=1 \mathrm{MHz}$ | - | - | 111 | kHz |

[1] The linearity error is assured if the internal frequency is changed by setting bit 7 and bit 3 of the control byte to logic 1 (see Figure 6).

## 11. Application information

Inputs must be connected to $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ when not in use. Analog inputs may also be connected to pins AGND or VREF.

In order to prevent excessive ground and supply noise and to minimize crosstalk of the digital-to-analog signal paths the printed-circuit board layout must be designed very carefully. Noisy digital circuits and ground loops must be avoided on the supply lines common to the PCA9691 device. Decoupling capacitors (> $10 \mu \mathrm{~F}$ ) are recommended for power supply and reference voltage inputs.

During data transfer the first bit written out is the MSB and the last bit is the LSB.


Fig 24. Application diagram

## 12. Package outline

HVQFN16: plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body $4 \times 4 \times 0.85 \mathrm{~mm}$


Fig 25. Package outline SOT629-1 (HVQFN16) of PCA9691BS

DIMENSIONS (mm are the original dimensions)

| UNIT | $\mathbf{A}$ <br> $\mathbf{m a x}$. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(\mathbf{1})}$ | $\mathbf{E}^{(\mathbf{2})}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}^{(\mathbf{1})}$ | $\boldsymbol{\theta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.1 | 0.15 | 0.95 | 0.25 | 0.30 | 0.2 | 5.1 | 4.5 | 0.6 | 6.6 | 1 | 0.75 | 0.4 |  |  |  |  |  |
|  | 0.05 | 0.80 | 0.2 | 0.19 | 0.1 | 4.9 | 4.3 | 0.13 | 0.1 | 0.40 | $8^{\circ}$ |  |  |  |  |  |  |  |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |
| SOT403-1 |  | MO-153 |  | $\square$ ( | $\begin{gathered} -99-12-27 \\ 03-02-18 \end{gathered}$ |

Fig 26. Package outline SOT403-1 (TSSOP16) of PCA9691TS
PCA9691_2


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\begin{gathered} \mathrm{A} \\ \max . \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $\mathrm{L}_{\mathrm{p}}$ | Q | v | w | y | $z^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.65 | $\begin{aligned} & 0.3 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 2.45 \\ & 2.25 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.49 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 10.5 \\ & 10.1 \end{aligned}$ | $\begin{aligned} & 7.6 \\ & 7.4 \end{aligned}$ | 1.27 | $\begin{aligned} & 10.65 \\ & 10.00 \end{aligned}$ | 1.4 | $\begin{aligned} & 1.1 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.0 \end{aligned}$ | 0.25 | 0.25 | 0.1 | 0.9 0.4 | $8^{\circ}$ |
| inches | 0.1 | $\begin{aligned} & 0.012 \\ & 0.004 \end{aligned}$ | $\begin{array}{\|l\|} \hline 0.096 \\ 0.089 \end{array}$ | 0.01 | $\begin{aligned} & 0.019 \\ & 0.014 \end{aligned}$ | $\begin{aligned} & 0.013 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 0.41 \\ & 0.40 \end{aligned}$ | $\begin{aligned} & 0.30 \\ & 0.29 \end{aligned}$ | 0.05 | $\begin{aligned} & 0.419 \\ & 0.394 \end{aligned}$ | 0.055 | $\begin{aligned} & 0.043 \\ & 0.016 \end{aligned}$ | $\begin{aligned} & 0.043 \\ & 0.039 \end{aligned}$ | 0.01 | 0.01 | 0.004 | $\begin{aligned} & 0.035 \\ & 0.016 \end{aligned}$ | $0^{\circ}$ |

Note

1. Plastic or metal protrusions of $0.15 \mathrm{~mm}(0.006 \mathrm{inch})$ maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |
| SOT162-1 | 075E03 | MS-013 |  | $\bigcirc$ | $\begin{aligned} & -99-12-27 \\ & 03-02-19 \end{aligned}$ |

Fig 27. Package outline SOT162-1 (SO16) of PCA9691T


[^0]:    1. The definition of the abbreviations and acronyms used in this data sheet can be found in Section 14.
