# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## **PCA9846**

4-channel ultra-low voltage, Fm+ I<sup>2</sup>C-bus switch with reset

Rev. 1.1 — 4 April 2017

Product data sheet

## 1. General description

The PCA9846 is an ultra-low voltage, quad bidirectional translating switch controlled via the I<sup>2</sup>C-bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. Any or all SCx/SDx channels can be selected, determined by the programmable control register. This feature allows multiple devices with the same I<sup>2</sup>C-bus address to reside on the same bus. The switch device can also separate a heavily loaded I<sup>2</sup>C-bus into separate bus segments, eliminating the need for a bus buffer.

An active LOW reset input allows the PCA9846 to recover from a situation where one of the downstream I<sup>2</sup>C-buses is stuck in a LOW state. Pulling the RESET pin LOW resets the I<sup>2</sup>C-bus state machine and deselects all the channels, as does the internal Power-On Reset (POR) function.

The pass gates of the switches are constructed such that the V<sub>DD1</sub> pin is used to limit the maximum high voltage which is passed by the PCA9846. This allows the use of different bus voltages on each channel, so that 0.8 V, 1.8 V, 2.5 V or 3.3 V parts can communicate without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 3.6 V tolerant.

## 2. Features and benefits

- Ultra-low voltage operation, down to 0.8 V to interface with next-generation CPUs
- 1-of-4 bidirectional translating switch
- Fm+ I<sup>2</sup>C-bus interface logic; compatible with SMBus standards
- Active LOW reset input
- 2 address pins allowing up to 16 devices on the I<sup>2</sup>C-bus
- Channel selection via l<sup>2</sup>C-bus
- Power-up with all switch channels deselected
- Low R<sub>on</sub> switches
- Allows voltage level translation between 0.8 V, 1.8 V, 2.5 V and 3.3 V buses
- Reset via I<sup>2</sup>C-bus software command
- I<sup>2</sup>C Device ID function
- No glitch on power-up
- Supports hot insertion since all channels are de-selected at power-on
- Low standby current



- 3.6 V tolerant inputs
- 0 Hz to 1 MHz clock frequency
- ESD protection exceeds 6000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Two packages offered: TSSOP16 and HVQFN16

## 3. Ordering information

#### Table 1.Ordering information

Type number	Topside	Package		
marking		Name	Description	Version
PCA9846BS <sup>[1]</sup>	846	HVQFN16	plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body $4 \times 4 \times 0.85$ mm	SOT629-1
PCA9846PW	PCA9846	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

[1] Package is in development. Contact NXP for availability.


## 3.1 Ordering options

#### Table 2.Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature range
PCA9846BS <sup>[1]</sup>	PCA9846BSJ	HVQFN16	Reel 13" Q1/T1 *Standard mark SMD	6000	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$
PCA9846PW	PCA9846PWJ	TSSOP16	Reel 13" Q1/T1 *Standard mark SMD	2500	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$
PCA9846PW	PCA9846PWZ	TSSOP16	Reel 13" Q1/T1 *Standard mark SMD	500	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$


[1] Package is in development. Contact NXP for availability.

## 4. Block diagram



## 5. Pinning information

#### 5.1 Pinning



## 5.2 Pin description

#### Table 3. Pin description

Symbol	Pin		Description	
	TSSOP16	HVQFN16		
V <sub>DD1</sub>	1	15	logic level power supply	
A0	2	16	address input 0	
RESET	3	1	active LOW reset input	
SD0	4	2	serial data 0	
SC0	5	3	serial clock 0	
SD1	6	4	serial data 1	
SC1	7	5	serial clock 1	
V <sub>SS</sub>	8	6 <u>[1]</u>	supply ground	
SD2	9	7	serial data 2	
SC2	10	8	serial clock 2	
SD3	11	9	serial data 3	
SC3	12	10	serial clock 3	
A1	13	11	address input 1	
SCL	14	12	serial clock line	
SDA	15	13	serial data line	
V <sub>DD2</sub>	16	14	core logic power supply	


[1] HVQFN16 package die supply ground is connected to both the V<sub>SS</sub> pin and the exposed center pad. The V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the printed-circuit board in the thermal pad region.

## 6. Functional description

Refer to Figure 1 "Block diagram of PCA9846".

## 6.1 Device address

Following a START condition, the bus master must output the address of the slave it is accessing. The address of the PCA9846 is shown in <u>Figure 4</u>. the device pins A0 and A1 must be connected to a valid logic signal — HIGH, LOW, SCL or SDA — to ensure a valid slave address, since no internal pull-up resistors are provided.




-	9846 ss pins	8-bit I <sup>2</sup> C-bus	Slave address/bit pattern master must send							
<b>A</b> 1	A0	address	A7	A6	A5	<b>A</b> 4	A3	A2	A1	A0 - R/W
0	SCL	0xE0h	1	1	1	0	0	0	0	0/1
0	0	0xE2h	1	1	1	0	0	0	1	0/1
0	SDA	0xE4h	1	1	1	0	0	1	0	0/1
0	1	0xE6h	1	1	1	0	0	1	1	0/1
1	SCL	0xE8h	1	1	1	0	1	0	0	0/1
1	0	0xEAh	1	1	1	0	1	0	1	0/1
1	SDA	0xECh	1	1	1	0	1	1	0	0/1
1	1	0xEEh	1	1	1	0	1	1	1	0/1
SCL	SCL	0xB0h	1	0	1	1	0	0	0	0/1
SCL	0	0xB2h	1	0	1	1	0	0	1	0/1
SCL	SDA	0xB4h	1	0	1	1	0	1	0	0/1
SCL	1	0xB6h	1	0	1	1	0	1	1	0/1
SDA	SCL	0xB8h	1	0	1	1	1	0	0	0/1
SDA	0	0xBAh	1	0	1	1	1	0	1	0/1
SDA	SDA	0xBCh	1	0	1	1	1	1	0	0/1
SDA	1	0xBEh	1	0	1	1	1	1	1	0/1

#### Table 4.Address selection

## 6.2 Software Reset General Call, and device ID addresses

Two other different addresses can be sent to the device.

- General Call address: allows to reset the device through the I<sup>2</sup>C-bus upon reception of the right I<sup>2</sup>C-bus sequence. See <u>Section 6.2.1 "Software Reset"</u> for more information.
- Device ID address: allows to read ID information from the device (manufacturer, part identification, revision). See <u>Section 6.2.2 "Device ID (PCA9846 ID field)"</u> for more information.



PCA9846

#### 6.2.1 Software Reset

The Software Reset Call allows all the devices in the  $I^2$ C-bus to be reset to the power-up state value through a specific formatted  $I^2$ C-bus command. To be performed correctly, it implies that the  $I^2$ C-bus is functional and that there is no device hanging the bus.

The Software Reset sequence is defined as following:


- 1. A START command is sent by the I<sup>2</sup>C-bus master.
- 2. The reserved General Call I<sup>2</sup>C-bus address '0000 000' with the R/W bit set to 0 (write) is sent by the I<sup>2</sup>C-bus master.
- 3. The device acknowledges after seeing the General Call address '0000 0000' (00h) only. If the  $R/\overline{W}$  bit is set to 1 (read), no acknowledge is returned to the I<sup>2</sup>C-bus master.
- Once the General Call address has been sent and acknowledged, the master sends 1 byte. The value of the byte must be equal to 06h.
  - a. The device acknowledges this value only. If the byte is not equal to 06h, the device does not acknowledge it.

If more than 1 byte of data is sent, the device does not acknowledge any more.

5. Once the right byte has been sent and correctly acknowledged, the master sends a STOP command to end the Software Reset sequence: the device then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time. If the master sends a Repeated START instead, no reset is performed.

The l<sup>2</sup>C-bus master must interpret a non-acknowledge from the device (at any time) as a 'Software Reset Abort'. The device does not initiate a reset of its registers.

The unique sequence that initiates a Software Reset is described in Figure 7.



#### 6.2.2 Device ID (PCA9846 ID field)

The Device ID field is a 3-byte read-only (24 bits) word giving the following information:

- 12 bits with the manufacturer name, unique per manufacturer (for example, NXP).
- 9 bits with the part identification, assigned by manufacturer.
- 3 bits with the die revision, assigned by manufacturer (for example, Rev X).

The Device ID is read-only, hardwired in the device and can be accessed as follows:


- 1. START command
- 2. The master sends the Reserved Device ID I<sup>2</sup>C-bus address followed by the R/W bit set to 0 (write): '1111 1000'.
- The master sends the I<sup>2</sup>C-bus slave address of the slave device it needs to identify. The LSB is a 'Don't care' value. Only one device must acknowledge this byte (the one that has the I<sup>2</sup>C-bus slave address).
- 4. The master sends a Re-START command.

**Remark:** A STOP command followed by a START command will reset the slave state machine and the Device ID read cannot be performed. Also, a STOP command or a Re-START command followed by an access to another slave device will reset the slave state machine and the Device ID Read cannot be performed.


- 5. The master sends the Reserved Device ID I<sup>2</sup>C-bus address followed by the R/W bit set to 1 (read): '1111 1001'.
- The Device ID Read can be done, starting with the 12 manufacturer bits (first byte + 4 MSB of the second byte), followed by the 9 part identification bits (4 LSBs of the second byte + 5 MSBs of the third byte), and then the 3 die revision bits (3 LSBs of the third byte).
- 7. The master ends the reading sequence by NACKing the last byte, thus resetting the slave device state machine and allowing the master to send the STOP command.

**Remark:** The reading of the Device ID can be stopped anytime by sending a NACK command.

If the master continues to ACK the bytes after the third byte, the slave rolls back to the first byte and keeps sending the Device ID sequence until a NACK has been detected.




For the PCA9846, the Device ID is shown in Figure 8.



## 6.3 Control register

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9846, which will be stored in the control register. If multiple bytes are received by the PCA9846, it will save the last byte received. This register can be written and read via the I<sup>2</sup>C-bus.



PCA9846

## 6.3.1 Control register definition

A SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the PCA9846 has been addressed. All 8 bits of the control byte are used to determine which channel or channels are to be selected. When a channel is selected, it will become active after a STOP condition has been placed on the I<sup>2</sup>C-bus. This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection. Notice that multiple channels may simultaneously be selected.

#### Table 5.Control register

Write = channel selection; Read = channel status

D7	D6	D5	D4	<b>B</b> 3	B2	B1	B0	Command
х	х	x	х	х	х	х	0	channel 0 disabled
^	^	^	^	^	^	^	1	channel 0 enabled
х	х	x	х	x	х	0	X	channel 1 disabled
^	^	^	^	^	^	1	^	channel 1 enabled
x	х	x	х	x	0	X	х	channel 2 disabled
^	^	^	^	^	1	^	^	channel 2 enabled
x	х	x	х	0	X	х	х	channel 3 disabled
^	^	^	^	1	^	^	^	channel 3 enabled
0	0	0	0	0	0	0	0	no channel selected; power-up/reset default state

**Remark:** Several channels can be enabled at the same time. Example: B3 = 0, B2 = 1, B1 = 1, B0 = 0, means that channel 0 and channel 3 are disabled and channel 1 and channel 2 are enabled. Care should be taken not to exceed the maximum bus capacitance.

## 6.4 **RESET** input

The RESET input is an active LOW signal which may be used to recover from a bus fault condition. By asserting this signal LOW for a minimum of  $t_{w(rst)L}$ , the PCA9846 will reset its registers and I<sup>2</sup>C-bus state machine and will deselect all channels.


## 6.5 Power-on reset

When power is applied to  $V_{DD}$ , an internal Power-On Reset (POR) holds the PCA9846 in a reset condition until  $V_{DD2}$  has reached  $V_{POR}$ . At this point, the reset condition is released and the PCA9846 registers and I<sup>2</sup>C-bus state machine are initialized to their default states (all zeroes) causing all the channels to be deselected.

## 6.6 Power-on reset requirements

In the event of a glitch or data corruption, PCA9846 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

Power-on reset is shown in Figure 11.



<u>Table 6</u> specifies the performance of the power-on reset feature for PCA9846 for both types of power-on reset.

#### Table 6. Recommended supply sequencing and ramp rates


T<sub>amb</sub> = 25 °C (unless otherwise noted). Not tested; specified by design.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
(dV/dt) <sub>f</sub>	fall rate of change of voltage	Figure 11	0.1	-	2000	ms
(dV/dt) <sub>r</sub>	rise rate of change of voltage	Figure 11	0.1	-	2000	ms
t <sub>d(rst)</sub>	reset delay time	$\label{eq:product} \frac{Figure \ 11}{drops \ to \ V_{POR(min)}-50 \ mV) \ or \ below} \\ 0.2 \ V \ to \ V_{SS}$	1	-	-	μS
$\Delta V_{\text{DD}(\text{gl})}$	glitch supply voltage difference	Figure 12	<u>[1]</u> _	-	1.0	V
t <sub>w(gl)VDD</sub>	supply voltage glitch pulse width	Figure 12	[2] _	-	10	μS
V <sub>POR(trip)</sub>	power-on reset trip voltage	falling V <sub>DD2</sub>	0.7	-	-	V
		rising V <sub>DD2</sub>	-	-	1.5	V


[1] Level that  $V_{DD2}$  can glitch down to with a ramp rate = 0.4  $\mu$ s/V, but not cause a functional disruption when  $t_{w(gl)VDD} < 1 \mu$ s.

[2] Glitch width that will not cause a functional disruption when  $\Delta V_{DD(ql)} = 0.5 \times V_{DD2}$ .

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(t_{w(gl)VDD})$  and glitch height  $(\Delta V_{DD(gl)})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 12 and Table 6 provide more information on how to measure these specifications.



 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C-bus/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the  $V_{DD2}$  being lowered to or from 0 V. Figure 13 and Table 6 provide more details on this specification.



## 6.7 Voltage level translation between I<sup>2</sup>C-buses

Today's complex systems often use multiple power supplies to maximize power savings and to meet the operating specifications of the devices used. This means that various I<sup>2</sup>C-buses are also operating at differing voltage levels and cannot simply connect together. In addition, modern microcontrollers operate down to 0.8 V to save power, further complicating the connection of I<sup>2</sup>C-buses.

The PCA9846 is specifically designed to seamlessly handle these voltage level translation issues. Any combination of bus voltages can be intermixed on the PCA9846 and correctly translated to the other bus at Fm+ (1 MHz) speed.

Figure 14 shows a typical application. The microcontroller acts as the master and operates at 0.8 V with its I<sup>2</sup>C-bus swinging between 0 V and 0.8 V. The temperature sensor on channel 0 of the PCA9846 has a operates at 3.3 V, while the GPIO Expander on channel 1 operates down to 1.8 V to interface with chip select and reset inputs on various other ICs also operating at 1.8 V. Channel 2 of the PCA9846 is connected to the I<sup>2</sup>C-bus of a power management device, operating at 2.5 V. The other channels of PCA9846 are simply left unconnected.

In this example, V<sub>DD1</sub> of the PCA9846 is a bias supply and is set at the lowest bus voltage, or 0.8 V of the microcontroller. V<sub>DD1</sub> sets the input switching points of each SCL and SDA at  $0.3 \times V_{DD1}$  for a LOW level and  $0.7 \times V_{DD1}$  for a HIGH level.

 $V_{\text{DD2}}$  is the core logic supply from which most of the PCA9846 circuitry runs and must be greater than 1.65 V.


The I<sup>2</sup>C-bus is open-drain, so pull-up resistors are needed on each I<sup>2</sup>C-bus segment. This is where the voltage level translation happens. The pass transistor internal to the PCA9846 limit the output voltage to the lower of  $V_{DD1}$  or  $V_{DD2}$ . The pull-up resistors will then limit the HIGH level of each bus segment to the power supply of the devices on that segment. Note that the pull-up resistors on channel 0 are connected to 3.3 V, the and resistors on channel 1 are connected to 1.8 V, while the resistors on channel 2 are connected to 2.5 V — effectively translating the 0.8 V signal swing of the microcontroller to the correct voltage level for each peripheral.

It is possible to level shift from a higher voltage microcontroller connected to  $V_{DD1}$  to lower voltage peripherals on the downstream side — the opposite of this particular example, as long as  $V_{DD1} > 0.8$  V and  $V_{DD2} > 1.65$  V.

One thing to note is noise margin on each l<sup>2</sup>C-bus segment is somewhat reduced due to the input levels set by V<sub>DD1</sub>. Especially in this example, the l<sup>2</sup>C-bus LOW level is  $0.3 \times V_{DD1}$  or 0.24 V, so extreme care must be taken to ensure all bus segments meet this specification. It also means that static offset buffers may not work correctly if the offset side is connected to the PCA9846.

Another point to examine is that there is no buffering capability between the upstream and the downstream buses. This is simply a pass transistor, which acts like a switch and a series resistor, between these bus segments. The series resistance is the  $R_{on}$  of the pass transistor and is inversely proportional to the minimum of  $V_{DD1} + V_{TH}$  or  $V_{DD2}$ , where  $V_{TH}$  is approximately 0.8 V. Refer to <u>Table 8</u> for some representative  $R_{on}$  values. An upcoming application note will explain  $R_{on}$  more thoroughly. Therefore, a careful analysis of bus capacitance and pull-up resistor values is called for.

A further point to consider is pull-up resistor selection. Since multiple channels can be simultaneously selected, the pull-up resistors on each channel are connected in parallel. Ensure each device can correctly drive the effective pull-up resistor value and still meet the LOW-level specifications.



PCA9846


PCA9846

## 7. Characteristics of the I<sup>2</sup>C-bus

The PCA9846 is an I<sup>2</sup>C slave device. Data is exchanged between the master and the PCA9846 through write and read commands conforming to the I<sup>2</sup>C-bus protocol. The two communication lines are SCL (serial clock) and SDA (serial data), both of which must be connected to  $V_{DD1}$  through pull-up resistors.

#### 7.1 Write commands


Data is transmitted to the PCA9846 by sending its device address and setting the Least Significant Bit (LSB) to a logic 0 (see <u>Table 4</u> for device addresses), which the PCA9846 acknowledges (ACK). The control register byte is sent after the address that determines which downstream channel is connected to the upstream channel by bit 0 through bit 2. Bit 7 through bit 3 are ignored and can be written with any data. There is no limit on the number of bytes sent after the address and before a STOP condition, only the last byte written before the STOP condition is recognized and the selected channel is enabled only at the following STOP condition.



## 7.2 Read commands

Data is read from the PCA9846 by sending its device address and setting the Least Significant Bit (LSB) to a logic 1 (see <u>Table 4</u> for device addresses), which the PCA9846 acknowledges. The control register byte is read by the master with each byte either ACK or NACK by the master. If the master ACKs the control register byte, it continues to send register data until the master NACKs, signaling the transaction is complete. There is no limit on the number of bytes read from the PCA9846.

The control register bit definitions are shown in <u>Figure 10</u>. Bit 0 through bit 2 will show the enabled channels (as determined by the last write).



PCA9846

## 8. Limiting values

#### Table 7. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to  $V_{SS}$  (ground = 0 V)[1].

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		-0.5	+4.0	V
VI	input voltage		-0.5	+4.0	V
l <sub>l</sub>	input current		-	±20	mA
lo	output current		-	±25	mA
I <sub>DD</sub>	supply current		-	±100	mA
I <sub>SS</sub>	ground supply current		-	±100	mA
P <sub>tot</sub>	total power dissipation		-	400	mW
T <sub>stg</sub>	storage temperature		-60	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

[1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 125 °C.

## 9. Static characteristics

#### Table 8.Static characteristics

 $V_{SS} = 0$  V;  $T_{amb} = -40$  °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply				I		1
V <sub>DD1</sub>	supply voltage 1		0.8	-	3.6	V
V <sub>DD2</sub>	supply voltage 2		1.65	-	3.6	V
I <sub>DD(VDD2)</sub>	supply current on pin $V_{DD2}$	$V_{DD1} = 3.6 V, V_{DD2} = 3.6 V; SC0 to SC7$ and SD0 to SD7 not connected; RESET = $V_{DD1}$ ; A0 = A1 = SCL; continuous register read/write				
		f <sub>SCL</sub> = 0 kHz	-	5	12	μA
		f <sub>SCL</sub> = 100 kHz	-	8	20	μA
		f <sub>SCL</sub> = 1000 kHz	-	65	150	μA
I <sub>DD(VDD1)</sub>	supply current on pin $V_{DD1}$	$V_{DD1} = 3.6 V$ , $V_{DD2} = 3.6 V$ ; SC0 to SC7 and SD0 to SD7 not connected; $\overline{RESET} = V_{DD1}$ ; A0 = A1 = SCL; continuous register read/write				
		f <sub>SCL</sub> = 0 kHz	-5	-2	+2	μA
		f <sub>SCL</sub> = 100 kHz	-	5	15	μA
		f <sub>SCL</sub> = 1000 kHz	-	45	100	μA
V <sub>POR</sub>	power-on reset voltage		-	1.2	1.5	V

PCA9846

16 of 32

#### Table 8. Static characteristics ...continued

 $V_{SS} = 0 V$ ;  $T_{amb} = -40 \degree C$  to +85  $\degree C$ ; unless otherwise specified.

Symbo	I Parameter	Conditions	Min	Тур	Max	Unit
Input S	CL; input/output SDA					
V <sub>IL</sub> LOW-level input voltage		$V_{DD1} \le 1.1 \text{ V}$	-0.5	-	+0.2V <sub>DD1</sub>	V
	V <sub>DD1</sub> > 1.1 V				+0.3V <sub>DD1</sub>	V
V <sub>IH</sub>	HIGH-level input voltage	$V_{DD1} = \le 1.1 \text{ V}$	0.8V <sub>DD1</sub>	-	3.6	V
		V <sub>DD1</sub> > 1.1 V	0.7V <sub>DD1</sub>	-	3.6	V
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 \text{ V}; V_{DD2} \leq 2 \text{ V}$	15	-	-	mA
		$V_{OL} = 0.4 \text{ V}; V_{DD2} > 2 \text{ V}$	20	-	-	mA
IL	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μA
Ci	input capacitance	$V_{I} = V_{SS}$ ; all channels disabled	<u>[1]</u> -	20	40	pF
Select i	nputs A0 to A1, RESET					
V <sub>IL</sub>	LOW-level input voltage	$V_{DD1} \le 1.1 \text{ V}$	-0.5	-	+0.2V <sub>DD1</sub>	V
		V <sub>DD1</sub> > 1.1 V	-0.5	-	+0.3V <sub>DD1</sub>	V
V <sub>IH</sub> HIGH-level input voltage		$V_{DD1} \le 1.1 \text{ V}$	0.8V <sub>DD1</sub>	-	3.6	
		V <sub>DD1</sub> > 1.1 V	0.7V <sub>DD1</sub>	-	3.6	V
I <sub>LI</sub>	input leakage current	pin at $V_{DD2}$ to 3.6 V or $V_{SS}$	-1	-	+1	μA
Ci	input capacitance	$V_{I} = V_{SS} \text{ or } V_{DD1}$	<u>[1]</u> -	5	10	pF
Pass ga	ate					
R <sub>on</sub>	ON-state resistance	ON resistance of the pass transistor between SCL and SCx, and SDA and SDx				
		$\begin{array}{l} V_{DD1} = 0.8 \ V; \ V_{DD2} \geq 1.65 \ V; \\ V_{i(sw)} = 0.16 \ V; \ I_O = 3 \ mA \end{array}$	-	15	24	Ω
		$ \begin{array}{l} V_{DD1} = 1.2 \ V; \ V_{DD2} \geq 1.8 \ V; \\ V_{i(sw)} = 0.24 \ V; \ I_O = 6 \ mA \end{array} $	-	12	18	Ω
		$\label{eq:VDD1} \begin{array}{l} V_{DD1} > 2 \ V; \ V_{DD2} \geq 2.5 \ V; \\ V_{i(sw)} = 0.4 \ V; \ I_O = 20 \ mA \end{array}$	-	7	10	Ω
I <sub>o(sw)</sub>	switch output current		0	-	100	μA
۱ <sub>L</sub>	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μA
Cio	input/output capacitance	$V_{I} = V_{SS}$ ; all switches disabled	[1] -	8	15	pF

[1] Not tested in production. Guaranteed by design and characterization.




Table 9. Dynamic characteristics
----------------------------------

Symbol	Parameter	Conditions	Standaro I <sup>2</sup> C-I			Fast-mode Fast-mode F I <sup>2</sup> C-bus I <sup>2</sup> C-bus			Unit
			Min	Max	Min	Max	Min	Max	
t <sub>PD</sub>	propagation delay	from SDA to SDx, or SCL to SCx	-	1[1]	-	1 <sup>[1]</sup>	-	1[1]	ns
f <sub>SCL</sub>	SCL clock frequency		0	100	0	400	0	1000	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition		4.7	-	1.3	-	0.5	-	μS
t <sub>HD;STA</sub>	hold time (repeated) START condition	[2]	4.0	-	0.6	-	0.26	-	μs
t <sub>LOW</sub>	LOW period of the SCL clock		4.7	-	1.3	-	0.5	-	μS
t <sub>HIGH</sub>	HIGH period of the SCL clock		4.0	-	0.6	-	0.26	-	μS
t <sub>SU;STA</sub>	set-up time for a repeated START condition		4.7	-	0.6	-	0.26	-	μS
t <sub>su;sто</sub>	set-up time for STOP condition		4.0	-	0.6	-	0.26	-	μS
t <sub>HD;DAT</sub>	data hold time		0 <mark>[3]</mark>	3.45	0 <u>[3]</u>	0.9	0	-	μS
t <sub>SU;DAT</sub>	data set-up time		250	-	100	-	50	-	ns
t <sub>r</sub>	rise time of both SDA and SCL signals		-	1000	20 × (V <sub>DD</sub> / 5.5 V)[4]	300	-	120	ns
t <sub>f</sub>	fall time of both SDA and SCL signals		-	300	20 × (V <sub>DD</sub> / 5.5 V)[4]	300	20 × (V <sub>DD</sub> / 5.5 V)[4]	1205	ns
C <sub>b</sub>	capacitive load for each bus line		-	400	-	400	-	550	pF
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter		-	50	-	50	0	50 <mark>6</mark>	ns
t <sub>VD;DAT</sub>	data valid time	[7]	-	3.45	-	0.9	-	0.45	μS
t <sub>VD;ACK</sub>	data valid acknowledge time		-	1	-	1	-	0.45 <mark>8</mark>	μS
RESET					· · · · · · · · · · · · · · · · · · ·				
t <sub>w(rst)L</sub>	LOW-level reset time		100	-	100	-	100	-	ns
t <sub>rst</sub>	reset time	SDA clear	500	-	500	-	500	-	ns
t <sub>REC:STA</sub>	recovery time to START condition		0	-	0	-	0	-	ns

**10. Dynamic characteristics** 

**NXP Semiconductors** 

4-channel ultra-low voltage, Fm+ I<sup>2</sup>C-bus switch with reset


**PCA9846** 

Product data sheet


## **NXP Semiconductors**

#### 4-channel ultra-low voltage, Fm+ I<sup>2</sup>C-bus switch with reset


- [1] Pass gate propagation delay is calculated from the 20  $\Omega$  typical R<sub>on</sub> and the 50 pF load capacitance.
- [2] After this period, the first clock pulse is generated.
- [3] A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH(min)</sub> of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
- [4] Necessary to be backwards compatible to Fast-mode.
- [5] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.
- [6] Input filters on the SDA and SCL inputs suppress noise spikes of less than 50 ns.
- [7] Measurements taken with 1 k $\Omega$  pull-up resistor and 50 pF load.
- [8] The maximum t<sub>HD;DAT</sub> could be 3.45 μs and 0.9 μs for Standard-mode and Fast-mode, but must be less than the maximum of t<sub>VD;DAT</sub> or t<sub>VD;ACK</sub> by a transition time. This maximum must only be met if the device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.




#### Fig 18. Definition of timing on the I<sup>2</sup>C-bus



**PCA9846** 




## 11. Package outline



#### Fig 21. Package outline SOT403-1 (TSSOP16)

PCA9846

**Product data sheet** 



## HVQFN16: plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body $4 \times 4 \times 0.85$ mm

SOT629-1

**PCA9846** 

## Fig 22. Package outline SOT629-1 (HVQFN16)

PCA9846

**Product data sheet** 

## 12. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

## 12.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

## 12.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- · The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

## 12.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- · Solder bath specifications, including temperature and impurities

## 12.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 23) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 10 and 11

Package thickness (mm)	Package reflow temperature (°C	)		
	Volume (mm <sup>3</sup> )			
	< 350 ≥ 350			
< 2.5	235	220		
≥ 2.5	220	220		

#### Table 10. SnPb eutectic process (from J-STD-020D)

#### Table 11. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C) Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 23.