

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# **PCE85133AUG**

## Universal 80 × 4 LCD driver for low multiplex rates

Rev. 2 — 22 July 2015

**Product data sheet** 

## 1. General description

The PCE85133AUG is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD)<sup>1</sup> with low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 80 segments. The PCE85133AUG is compatible with most microcontrollers and communicates via the two-line bidirectional I<sup>2</sup>C-bus. Communication overheads are minimized by a display RAM with auto-incremental addressing and by display memory switching (static and duplex drive modes).

For a selection of NXP LCD segment drivers, see <u>Table 23 on page 42</u>.

## 2. Features and benefits

- Single-chip LCD controller and driver
- Selectable backplane drive configuration: static, 2, 3, or 4 backplane multiplexing
- Selectable display bias configuration: static, ½, or ½
- Frame frequency: 150 Hz
- Internal LCD bias generation with voltage-follower buffers
- 80 segment drives:
  - Up to 40 7-segment alphanumeric characters
  - Up to 20 14-segment alphanumeric characters
  - Any graphics of up to 320 segments/elements
- 80 × 4 RAM for display data storage
- Display memory bank switching in static and duplex drive modes
- Independent supplies possible for LCD and logic voltages
- Wide power supply range: from 1.8 V to 5.5 V
- Wide LCD supply range:
  - ◆ From 2.5 V for low-threshold LCDs
  - ◆ Up to 5.5 V for high-threshold twisted nematic LCDs
- Low power consumption
- 400 kHz I<sup>2</sup>C-bus interface
- No external components needed
- Compatible with Chip-On-Glass (COG) technology

<sup>1.</sup> The definition of the abbreviations and acronyms used in this data sheet can be found in Section 18.



## 3. Ordering information

Table 1. Ordering information

Type number	Package					
	Name	Description	Version			
PCE85133AUG	bare die	110 bumps	PCE85133AUG			


## 3.1 Ordering options

Table 2. Ordering options

Product type number	Orderable part number	Sales item (12NC)	Delivery form	IC revision
PCE85133AUG/DA	PCE85133AUG/DAZ	935306039033	chip with hard bumps in tray[1]	1


[1] Bump hardness see Table 20.

## 4. Block diagram



## 5. Pinning information

## 5.1 Pinning



## 5.2 Pin description

Table 3. Pin description overview

Input or input/output pins must always be at a defined level (V<sub>SS</sub> or V<sub>DD</sub>) unless otherwise specified.

Symbol	Pin	Description
SDAACK	1 to 3	I <sup>2</sup> C-bus acknowledge output
SDA	4 to 6	I <sup>2</sup> C-bus serial data input
SCL	7 to 9	I <sup>2</sup> C-bus serial clock input
CLK	10	clock input and output
$V_{DD}$	11 to 13	supply voltage
T1	14	test pin; must be left open
OSC	15	oscillator select
		<ul> <li>connect to V<sub>DD</sub> for external clock</li> </ul>
		<ul> <li>connect to V<sub>SS</sub> for internal clock</li> </ul>
T2	16	test pin; must be tied to V <sub>DD</sub>
T3 to T5	17 to 19	test pins; must be tied to V <sub>SS</sub>
SA0	20	I <sup>2</sup> C-bus slave address input
		<ul> <li>connect to V<sub>DD</sub> for logic 1</li> </ul>
		<ul> <li>connect to V<sub>SS</sub> for logic 0</li> </ul>
V <sub>SS</sub> [1]	21 to 23	ground supply voltage
$V_{LCD}$	24 to 26	LCD supply voltage
BP2	27	LCD backplane output
BP0	28	
BP3	109	
BP1	110	
S0 to S79	29 to 108	LCD segment output
D1 to D9[2]	-	dummy pins

<sup>[1]</sup> The substrate (rear side of the die) is at  $V_{\rm SS}$  potential and should be electrically isolated.

<sup>[2]</sup> The dummy pads are connected to  $V_{SS}$  but not tested.

## 6. Functional description

#### 6.1 Commands of PCE85133AUG

The command decoder identifies command bytes that arrive on the I<sup>2</sup>C-bus. The commands available to the PCE85133AUG are defined in <u>Table 4</u>.

Table 4. Definition of commands

Command	Operat	peration code							Reference
Bit	7	6	5	4	3	2	1	0	
mode-set	1	1	0	0	Е	В	M[1:0]		Table 5
initialize-RAM	1	1	1	0	0	0	0	0	Table 6
load-data- pointer	0	P[6:0]						1	Table 7
bank-select	1	1	1	1	1	0	I	0	Table 8

Table 5. Mode-set command bit description

Bit	Symbol	Value	Description
7 to 4	-	1100	fixed value
3	E		display status[1]
		0	disabled (blank)[2]
		1	enabled
2	В		LCD bias configuration[3]
		0	$\frac{1}{3}$ bias
		1	½ bias
1 to 0	M[1:0]		LCD drive mode selection
		01	static; 1 backplane (BP0)
		10	1:2 multiplex; 2 backplanes (BP0 and BP1)
		11	1:3 multiplex; 3 backplanes (BP0 to BP2)
		00	1:4 multiplex; 4 backplanes (BP0 to BP3)

<sup>[1]</sup> The possibility to disable the display allows implementation of blinking under external control.

Table 6. Initialize-RAM command bit description See Section 6.3.1.

Bit	Symbol	Value	Description
7 to 0	-	11100000	initializing the RAM access

<sup>[2]</sup> The display is disabled by setting all backplane and segment outputs to V<sub>LCD</sub>.

<sup>[3]</sup> Not applicable for static drive mode.

**Table 7.** Load-data-pointer command bit description *See Section 6.3.1.* 

Bit	Symbol	Value	Description
7	-	0	fixed value
6 to 0	P[6:0]		data pointer 7-bit binary value of 0 to 79, transferred to the data pointer to define one of 80 display RAM addresses

Table 8. Bank-select command bit description[1]

See Section 6.3.4 and Section 6.3.5.

Bit	Bit Symbol	Value	Description				
			Static	1:2 multiplex			
7 to 2	-	111110	fixed value	fixed value			
1	I		input bank selecti display data	on: storage of arriving			
		0	RAM row 0	RAM rows 0 and 1			
		1	RAM row 2	RAM rows 2 and 3			
0	0		output bank selec	tion: retrieval of LCD display			
		0	RAM row 0	RAM rows 0 and 1			
	1	RAM row 2	RAM rows 2 and 3				

<sup>[1]</sup> The bank-select command has no effect in 1:3 or 1:4 multiplex drive modes.

## 6.2 Clock and frame frequency

#### 6.2.1 Oscillator

The internal logic and the LCD drive signals of the PCE85133AUG are timed by a frequency  $f_{clk}$  which either is derived from the built-in oscillator frequency  $f_{osc}$ :

$$f_{clk} = \frac{f_{osc}}{64} \tag{1}$$

or equals an external clock frequency f<sub>clk(ext)</sub>:

$$f_{clk} = f_{clk(ext)} \tag{2}$$

#### 6.2.1.1 Internal clock

The internal oscillator is enabled by connecting pin OSC to VSS.

## 6.2.1.2 External clock

Connecting pin OSC to  $V_{DD}$  enables an external clock source. Pin CLK then becomes the external clock input.

**Remark:** A clock signal must always be supplied to the device; removing the clock may freeze the LCD in a DC state, which is not suitable for the liquid crystal.

#### 6.2.2 Frame frequency

The clock frequency  $f_{clk}$  determines the LCD frame frequency  $f_{fr}$  and is calculated as follows:

$$f_{fr} = \frac{f_{clk}}{24} \tag{3}$$

## 6.3 Display RAM


The display RAM is a static  $80 \times 4$  RAM which stores LCD data.

There is a one-to-one correspondence between

- the bits in the RAM bitmap and the LCD segments/elements
- · the RAM columns and the segment outputs
- · the RAM rows and the backplane outputs.

A logic 1 in the RAM bitmap indicates the on-state of the corresponding LCD element; similarly, a logic 0 indicates the off-state.

The display RAM bit map, <u>Figure 3</u>, shows rows 0 to 3 which correspond with the backplane outputs BP0 to BP3, and columns 0 to 79 which correspond with the segment outputs S0 to S79. In multiplexed LCD applications the segment data of the 1st, 2nd, 3rd and 4th row of the display RAM are time-multiplexed with BP0, BP1, BP2, and BP3 respectively.



All information provided in this document is subject to legal disclaimers

Universal 80 x 4

LCD driver for low multiplex rates

001aaj646

x = data bit unchanged

Relationships between LCD layout, drive mode, display RAM filling order, and display data transmitted over the I<sup>2</sup>C-bus

When display data is transmitted to the PCE85133AUG, the received display bytes are stored in the display RAM in accordance with the selected LCD drive mode. The data is stored as it arrives and depending on the current multiplex drive mode the bits are stored singularly, in pairs, triples or quadruples. To illustrate the filling order, an example of a 7-segment display showing all drive modes is given in <a href="Figure 4">Figure 4</a>; the RAM filling organization depicted applies equally to other LCD types.


The following applies to Figure 4:

- In static drive mode, the eight transmitted data bits are placed into row 0 as 1 byte.
- In 1:2 multiplex drive mode, the eight transmitted data bits are placed in pairs into row 0 and 1 as two successive 4-bit RAM words.
- In 1:3 multiplex drive mode, the 8 bits are placed in triples into row 0, 1, and 2 as three successive 3-bit RAM words, with bit 3 of the third address left unchanged. It is not recommended to use this bit in a display because of the difficult addressing. This last bit may, if necessary, be controlled by an additional transfer to this address, but care should be taken to avoid overwriting adjacent data because always full bytes are transmitted (see Section 6.3.2).
- In 1:4 multiplex drive mode, the eight transmitted data bits are placed in quadruples into row 0, 1, 2, and 3 as two successive 4-bit RAM words.

## 6.3.1 Writing to RAM

The addressing mechanism for the display RAM is realized using the data pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM.

The sequence always commences with the initialize-RAM command (see <u>Table 6</u>). Following this command, the data pointer has to be set to the desired RAM address using the load-data-pointer command (see <u>Table 7</u>). After this, an arriving data byte is stored at the display RAM address indicated by the data pointer. The RAM writing procedure is illustrated in <u>Figure 5</u> and the filling order of the RAM is shown in <u>Figure 4</u>.



After each byte is stored, the content of the data pointer is automatically incremented by a value dependent on the selected LCD drive mode:

- · In static drive mode by eight.
- In 1:2 multiplex drive mode by four.
- In 1:3 multiplex drive mode by three.
- In 1:4 multiplex drive mode by two.

If an I<sup>2</sup>C-bus data access terminates early, then the state of the data pointer is unknown. So, the data pointer must be rewritten before further RAM accesses.

## 6.3.2 RAM writing in 1:3 multiplex drive mode

In 1:3 multiplex drive mode, the RAM is written as shown in Table 9 (see Figure 4 as well).

Table 9. Standard RAM filling in 1:3 multiplex drive mode

Assumption: BP2/S2, BP2/S5, BP2/S8 etc. are not connected to any segments/elements on the display.

Display RAM	Displa	Display RAM addresses (columns)/segment outputs (Sn)										
bits (rows)/ backplane outputs (BPn)	0	1	2	3	4	5	6	7	8	9	:	
0	a7	a4	a1	b7	b4	b1	с7	c4	c1	d7	:	
1	a6	аЗ	a0	b6	b3	b0	с6	сЗ	c0	d6	:	
2	a5	a2	-	b5	b2	-	с5	c2	-	d5	:	
3	-	-	-	-	-	-	-	-	-	-	:	

If the bit at position BP2/S2 would be written by a second byte transmitted, then the mapping of the segment bits would change as illustrated in <u>Table 10</u>.

PCE85133AUG

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.

Table 10. Entire RAM filling by rewriting in 1:3 multiplex drive mode

Assumption: BP2/S2, BP2/S5, BP2/S8 etc. are connected to segments/elements on the display.

Display RAM	Display RAM addresses (columns)/segment outputs (Sn)										
bits (rows)/ backplane outputs (BPn)	0	1	2	3	4	5	6	7	8	9	:
0	a7	a4	a1/b7	b4	b1/c7	с4	c1/d7	d4	d1/e7	e4	:
1	a6	а3	a0/b6	b3	b0/c6	сЗ	c0/d6	d3	d0/e6	e3	:
2	a5	a2	b5	b2	с5	c2	d5	d2	e5	e2	:
3	-	-	-	-	-	-	-	-	-	-	:

In the case described in <u>Table 10</u> the RAM has to be written entirely and BP2/S2, BP2/S5, BP2/S8 etc. have to be connected to segments/elements on the display. This can be achieved by a combination of writing and rewriting the RAM like follows:

- In the first write to the RAM, bits a7 to a0 are written.
- In the second write, bits b7 to b0 are written, overwriting bits a1 and a0 with bits b7 and b6.
- In the third write, bits c7 to c0 are written, overwriting bits b1 and b0 with bits c7 and c6.

Depending on the method of writing to the RAM (standard or entire filling by rewriting), some segments/elements remain unused or can be used, but it has to be considered in the module layout process as well as in the driver software design.

#### 6.3.3 Writing over the RAM address boundary

In all multiplex drive modes, depending on the setting of the data pointer, it is possible to fill the RAM over the RAM address boundary. In this case, the additional bits are discarded.

#### 6.3.4 Output bank selector

The output bank selector (see <u>Table 8</u>) selects one of the four rows per display RAM address for transfer to the display register. The actual row selected depends on the selected LCD drive mode in operation and on the instant in the multiplex sequence.

- In 1:4 multiplex mode, all RAM addresses of row 0 are selected, these are followed by the contents of row 1, 2, and then 3
- In 1:3 multiplex mode, rows 0, 1, and 2 are selected sequentially
- In 1:2 multiplex mode, rows 0 and 1 are selected
- In static mode, row 0 is selected

The PCE85133AUG includes a RAM bank switching feature in the static and 1:2 multiplex drive modes. In the static drive mode, the bank-select command may request the contents of row 2 to be selected for display instead of the contents of row 0. In the 1:2 multiplex mode, the contents of rows 2 and 3 may be selected instead of rows 0 and 1. This gives the provision for preparing display information in an alternative bank and to be able to switch to it once it is assembled.

#### 6.3.5 Input bank selector

The input bank selector loads display data into the display RAM in accordance with the selected LCD drive configuration. Display data can be loaded in row 2 in static drive mode or in rows 2 and 3 in 1:2 multiplex drive mode by using the bank-select command (see Table 8). The input bank selector functions independently to the output bank selector.

#### 6.4 Initialization

At power-on, the status of the I<sup>2</sup>C-bus and the registers of the PCE85133AUG is undefined. Therefore the PCE85133AUG should be initialized as quickly as possible after power-on to ensure a proper bus communication and to avoid display artifacts. The following instructions should be accomplished for initialization:

- I<sup>2</sup>C-bus (see Section 7) initialization
  - generating a START condition
  - sending 0h and ignoring the acknowledge
  - generating a STOP condition
- Mode-set command (see Table 5), setting
  - bit E = 0
  - bit B to the required LCD bias configuration
  - bits M[1:0] to the required LCD drive mode
- Initialize-RAM command (see <u>Table 6</u>)
- · Load-data-pointer command (see Table 7), setting
  - bits P[6:0] to 0h (or any other required address)
- Bank-select command (see Table 8), setting
  - bit I to 0
  - bit O to 0
- writing meaningful information (for example, a logo) into the display RAM (see Section 6.3 on page 7)

After the initialization, the display can be switched on by setting bit E=1 with the mode-set command.

#### 6.5 Possible display configurations

The display configurations possible with the PCE85133AUG depend on the required number of active backplane outputs. A selection of display configurations is given in <a href="Table 11">Table 11</a>.

All of the display configurations given in <u>Table 11</u> can be implemented in a typical system as shown in <u>Figure 7</u>.





Table 11. Selection of possible display configurations

Number of							
Backplanes	Icons	Digits/Characte	Digits/Characters				
		7-segment[1]	14-segment[2]	segments/ elements			
4	320	40	20	320 (4 × 80)			
3	240	30	15	240 (3 × 80)			
2	160	20	10	160 (2 × 80)			
1	80	10	5	80 (1 × 80)			

- [1] 7 segment display has 8 segments/elements including the decimal point.
- [2] 14 segment display has 16 segments/elements including decimal point and accent dot.



The host microcontroller maintains the 2-line I²C-bus communication channel with the PCE85133AUG. The internal oscillator is enabled by connecting pin OSC to pin  $V_{SS}$ . The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system are the power supplies ( $V_{DD}$ ,  $V_{SS}$ , and  $V_{LCD}$ ) and the LCD panel chosen for the application.

### 6.6 LCD bias generator

Fractional LCD biasing voltages are obtained from an internal voltage divider of three impedances connected between pins  $V_{LCD}$  and  $V_{SS}$ . The center impedance is bypassed by switch if the 1/2 bias voltage level for the 1:2 multiplex drive mode configuration is selected.

### 6.7 LCD voltage selector

The LCD voltage selector coordinates the multiplexing of the LCD in accordance with the selected LCD drive configuration. The operation of the voltage selector is controlled by the mode-set command from the command decoder. The biasing configurations that apply to the preferred modes of operation, together with the biasing characteristics as functions of  $V_{LCD}$  and the resulting discrimination ratios (D) are given in Table 12.

Discrimination is a term which is defined as the ratio of the on and off RMS voltage across a segment. It can be thought of as a measurement of contrast.

Table 12.	Biasing	characteristics

LCD drive mode	Number of:		LCD bias	$V_{off(RMS)}$	$V_{on(RMS)}$	$D = \frac{V_{on(RMS)}}{}$	
	Backplanes	Levels	configuration	V <sub>LCD</sub>	V <sub>LCD</sub>	$D = \frac{on(RMS)}{V_{off(RMS)}}$	
static	1	2	static	0	1	$\infty$	
1:2 multiplex	2	3	1/2	0.354	0.791	2.236	
1:2 multiplex	2	4	1/3	0.333	0.745	2.236	
1:3 multiplex	3	4	1/3	0.333	0.638	1.915	
1:4 multiplex	4	4	1/3	0.333	0.577	1.732	

A practical value for  $V_{LCD}$  is determined by equating  $V_{off(RMS)}$  with a defined LCD threshold voltage  $(V_{th(off)})$ , typically when the LCD exhibits approximately 10 % contrast. In the static drive mode, a suitable choice is  $V_{LCD} > 3V_{th(off)}$ .

Multiplex drive modes of 1:3 and 1:4 with  $\frac{1}{2}$  bias are possible but the discrimination and hence the contrast ratios are smaller.

Bias is calculated by  $\frac{1}{1+a}$ , where the values for a are

$$a = 1$$
 for  $\frac{1}{2}$  bias

$$a = 2$$
 for  $\frac{1}{3}$  bias

The RMS on-state voltage (V<sub>on(RMS)</sub>) for the LCD is calculated with Equation 4:

$$V_{on(RMS)} = V_{LCD} \sqrt{\frac{a^2 + 2a + n}{n \times (1+a)^2}}$$
 (4)

where the values for n are

n = 1 for static drive mode

n = 2 for 1:2 multiplex drive mode

n = 3 for 1:3 multiplex drive mode

n = 4 for 1:4 multiplex drive mode

The RMS off-state voltage (V<sub>off(RMS)</sub>) for the LCD is calculated with Equation 5:

$$V_{off(RMS)} = V_{LCD} \sqrt{\frac{a^2 - 2a + n}{n \times (1 + a)^2}}$$
 (5)

Discrimination is the ratio of  $V_{on(RMS)}$  to  $V_{off(RMS)}$  and is determined from Equation 6:

$$D = \frac{V_{on(RMS)}}{V_{off(RMS)}} = \sqrt{\frac{a^2 + 2a + n}{a^2 - 2a + n}}$$
 (6)

Using Equation 6, the discrimination for an LCD drive mode of 1:3 multiplex with  $\frac{1}{2}$  bias is  $\sqrt{3} = 1.732$  and the discrimination for an LCD drive mode of 1:4 multiplex with  $\frac{1}{2}$  bias is  $\frac{\sqrt{21}}{3} = 1.528$ .

The advantage of these LCD drive modes is a reduction of the LCD full scale voltage  $V_{\text{LCD}}$  as follows:

• 1:3 multiplex (½ bias): 
$$V_{LCD} = \sqrt{6} \times V_{off(RMS)} = 2.449 V_{off(RMS)}$$

• 1:4 multiplex (½ bias): 
$$V_{LCD} = \left[\frac{(4 \times \sqrt{3})}{3}\right] = 2.309 V_{off(RMS)}$$

These compare with  $V_{LCD} = 3V_{off(RMS)}$  when  $\frac{1}{3}$  bias is used.

V<sub>LCD</sub> is sometimes referred as the LCD operating voltage.

## 6.7.1 Electro-optical performance

Suitable values for  $V_{on(RMS)}$  and  $V_{off(RMS)}$  are dependent on the LCD liquid used. The RMS voltage, at which a pixel is switched on or off, determine the transmissibility of the pixel.

For any given liquid, there are two threshold values defined. One point is at 10 % relative transmission (at  $V_{th(off)}$ ) and the other at 90 % relative transmission (at  $V_{th(on)}$ ), see Figure 8. For a good contrast performance, the following rules should be followed:


$$V_{on(RMS)} \ge V_{th(on)} \tag{7}$$

$$V_{off(RMS)} \le V_{th(off)} \tag{8}$$

 $V_{on(RMS)}$  and  $V_{off(RMS)}$  are properties of the display driver and are affected by the selection of a, n (see Equation 4 to Equation 6) and the  $V_{LCD}$  voltage.

 $V_{th(off)}$  and  $V_{th(on)}$  are properties of the LCD liquid and can be provided by the module manufacturer.  $V_{th(off)}$  is sometimes named  $V_{th}$ .  $V_{th(on)}$  is sometimes named saturation voltage  $V_{sat}$ .


It is important to match the module properties to those of the driver in order to achieve optimum performance.



## 6.8 LCD drive mode waveforms


#### 6.8.1 Static drive mode


The static LCD drive mode is used when a single backplane is provided in the LCD. Backplane and segment drive waveforms for this mode are shown in Figure 9.



## 6.8.2 1:2 Multiplex drive mode


When two backplanes are provided in the LCD, the 1:2 multiplex mode applies. The PCE85133AUG allows the use of  $\frac{1}{2}$  bias or  $\frac{1}{3}$  bias in this mode as shown in Figure 10 and Figure 11.






## 6.8.3 1:3 Multiplex drive mode

When three backplanes are provided in the LCD, the 1:3 multiplex drive mode applies, as shown in Figure 12.



## 6.8.4 1:4 Multiplex drive mode

When four backplanes are provided in the LCD, the 1:4 multiplex drive mode applies, as shown in Figure 13.



## 6.9 Backplane outputs

The LCD drive section includes four backplane outputs: BP0 to BP3. The backplane output signals are generated in accordance with the selected LCD drive mode.

• In the 1:4 multiplex drive mode, BP0 to BP3 must be connected directly to the LCD.

If less than four backplane outputs are required, the unused outputs can be left open-circuit.

- In 1:3 multiplex drive mode: BP3 carries the same signal as BP1; therefore, these two adjacent outputs can be tied together to give enhanced drive capabilities.
- In 1:2 multiplex drive mode: BP0 and BP2, respectively, BP1 and BP3 carry the same signals and can also be paired to increase the drive capabilities.
- In static drive mode: The same signal is carried by all four backplane outputs; and they can be connected in parallel for very high drive requirements.

## 6.10 Segment outputs

The LCD drive section includes 80 segment outputs (S0 to S79) which must be connected directly to the LCD. The segment output signals are generated in accordance with the multiplexed backplane signals and with data residing in the display register. When less than 80 segment outputs are required, the unused segment outputs must be left open-circuit.

## 7. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


By connecting pin SDAACK to pin SDA on the PCE85133AUG, the SDA line becomes fully I<sup>2</sup>C-bus compatible. In COG applications where the track resistance from the SDAACK pin to the system SDA line can be significant, possibly a voltage divider is generated by the bus pull-up resistor and the Indium Tin Oxide (ITO) track resistance. As a consequence, it may be possible that the acknowledge generated by the PCE85133AUG cannot be interpreted as logic 0 by the master. In COG applications where the acknowledge cycle is required, it is therefore necessary to minimize the track resistance from the SDAACK pin to the system SDA line to guarantee a valid LOW level.

By separating the acknowledge output from the serial data line (having the SDAACK open circuit), design efforts to generate a valid acknowledge level can be avoided. However, in that case the I<sup>2</sup>C-bus master has to be set up in such a way that it ignores the acknowledge cycle.<sup>2</sup>

The following definition assumes that SDA and SDAACK are connected and refers to the pair as SDA.

#### 7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time are interpreted as a control signal (see Figure 14).



#### 7.2 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy.

A HIGH-to-LOW change of the data line, while the clock is HIGH, is defined as the START condition (S).

A LOW-to-HIGH change of the data line, while the clock is HIGH, is defined as the STOP condition (P).


PCE85133AUG

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.


<sup>2.</sup> For further information, consider the NXP application note: Ref. 1 "AN10170".

The START and STOP conditions are shown in Figure 15.



## 7.3 System configuration

A device generating a message is a transmitter, a device receiving a message is the receiver. The device that controls the message is the master; and the devices which are controlled by the master are the slaves. The system configuration is shown in Figure 16.




#### 7.4 Acknowledge

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of 8 bits is followed by an acknowledge cycle.

- A slave receiver, which is addressed, must generate an acknowledge after the reception of each byte.
- A master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.
- The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be considered).
- A master receiver must signal an end of data to the transmitter by not generating an
  acknowledge on the last byte that has been clocked out of the slave. In this event, the
  transmitter must leave the data line HIGH to enable the master to generate a STOP
  condition.

Acknowledgement on the I<sup>2</sup>C-bus is shown in Figure 17.



#### 7.5 I<sup>2</sup>C-bus controller

The PCE85133AUG acts as an  $I^2C$ -bus slave receiver. It does not initiate  $I^2C$ -bus transfers or transmit data to an  $I^2C$ -bus master receiver. The only data output from the PCE85133AUG are the acknowledge signals from the selected devices. Device selection depends on the  $I^2C$ -bus slave address, on the transferred command data, and on the hardware subaddress.

## 7.6 Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

## 7.7 I<sup>2</sup>C-bus protocol

Two  $I^2C$ -bus slave addresses (0111 000 and 0111 001) are used to address the PCE85133AUG. The entire  $I^2C$ -bus slave address byte is shown in Table 13.

Table 13. I<sup>2</sup>C slave address byte

	Slave address									
Bit	7	6	5	4	3	2	1	0		
	MSB							LSB		
	0	1	1	1	0	0	SA0	R/W		

The PCE85133AUG is a write-only device and will not respond to a read access, therefore bit 0 should always be logic 0. Bit 1 of the slave address byte that a PCE85133AUG will respond to, is defined by the level tied to its SA0 input (V<sub>SS</sub> for logic 0 and V<sub>DD</sub> for logic 1).

The I<sup>2</sup>C-bus protocol is shown in <u>Figure 18</u>. The sequence is initiated with a START condition (S) from the I<sup>2</sup>C-bus master which is followed by the PCE85133AUG slave addresses.