

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# PCF85063A

# Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

Rev. 7 — 30 March 2018

Product data sheet

### 1. General description

The PCF85063A is a CMOS¹ Real-Time Clock (RTC) and calendar optimized for low power consumption. An offset register allows fine-tuning of the clock. All addresses and data are transferred serially via the two-line bidirectional I²C-bus. Maximum data rate is 400 kbit/s. The register address is incremented automatically after each written or read data byte.

For a selection of NXP Real-Time Clocks, see Table 45 on page 56

#### 2. Features and benefits

- Provides year, month, day, weekday, hours, minutes, and seconds based on a 32.768 kHz quartz crystal
- Clock operating voltage: 0.9 V to 5.5 V
- Low current; typical 0.22 μA at V<sub>DD</sub> = 3.3 V and T<sub>amb</sub> = 25 °C
- 400 kHz two-line I<sup>2</sup>C-bus interface (at V<sub>DD</sub> = 1.8 V to 5.5 V)
- Programmable clock output for peripheral devices (32.768 kHz, 16.384 kHz, 8.192 kHz, 4.096 kHz, 2.048 kHz, 1.024 kHz, and 1 Hz)
- Selectable integrated oscillator load capacitors for C<sub>I</sub> = 7 pF or C<sub>I</sub> = 12.5 pF
- Alarm function
- Countdown timer
- Minute and half minute interrupt
- Oscillator stop detection function
- Internal Power-On Reset (POR)
- Programmable offset register for frequency adjustment

### 3. Applications

- Digital still camera
- Digital video camera
- Printers
- Copy machines
- Mobile equipment
- Battery powered devices

<sup>1.</sup> The definition of the abbreviations and acronyms used in this data sheet can be found in Section 21.



#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

### 4. Ordering information

Table 1. Ordering information

Type number	Package							
	Name	me Description						
PCF85063AT	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1					
PCF85063ATL	DFN2626-10	plastic thermal enhanced extremely thin small outline package; no leads; 10 terminals; body 2.6 × 2.6 × 0.5 mm	SOT1197-1					
PCF85063ATT	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm	SOT505-1					

### 4.1 Ordering options

Table 2. Ordering options

Product type number	Orderable part number	Sales item (12NC)	Delivery form	IC revision
PCF85063AT/A	PCF85063AT/AY	935303639518	tape and reel, 13 inch, dry pack	1
	PCF85063AT/AAZ	935303639515	tape and reel, 7 inch, dry pack	1
PCF85063ATL/1	PCF85063ATL/1,118	935299022118	tape and reel, 7 inch	1
PCF85063ATT/A	PCF85063ATT/AJ	935304639118	tape and reel, 13 inch	1


## 5. Marking

Table 3. Marking codes

<u> </u>	
Product type number	Marking code
PCF85063AT/A	85063A
PCF85063ATL/1	063A
PCF85063ATT/A	063A

#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

### 6. Block diagram





3 of 65


#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

### 7. Pinning information

### 7.1 Pinning







#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

#### 7.2 Pin description

Table 4. Pin description

Input or input/output pins must always be at a defined level ( $V_{SS}$  or  $V_{DD}$ ) unless otherwise specified.

Symbol	Pin			Туре	Description
	PCF85063AT	PCF85063ATL	PCF85063ATT		
OSCI	1	1	1	input	oscillator input
OSCO	2	2	2	output	oscillator output
CLKOE[2]	-	3	-	input	CLKOUT enable or disable pin; enable is active HIGH
INT <sup>2</sup>	3	4	3	output	interrupt output (open-drain)
VSS	4	5[1]	4	supply	ground supply voltage
SDA <sup>2</sup>	5	6	5	input/output	serial data line
SCL[2]	6	7	6	input	serial clock input
n.c.	-	8	-	-	not connected
CLKOUT	7	9	7	output	clock output (push-pull)
VDD	8	10	8	supply	supply voltage

<sup>[1]</sup> The die paddle (exposed pad) is connected to V<sub>SS</sub> through high ohmic (non-conductive) silicon attach and should be electrically isolated. It is good engineering practice to solder the exposed pad to an electrically isolated PCB copper pad as shown in Figure 37 "Footprint information for reflow soldering of SOT1197-1 (DFN2626-10) of PCF85063ATL" for better heat transfer but it is not required as the RTC doesn't consume much power. In no case should traces be run under the package exposed pad.


<sup>[2]</sup> NXP recommends tying VDD of the device and VDD of all the external pull-up resistors to the same Power Supply.

#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

### 8. Functional description

The PCF85063A contains 18 8-bit registers with an auto-incrementing register address, an on-chip 32.768 kHz oscillator with integrated capacitors, a frequency divider which provides the source clock for the Real-Time Clock (RTC) and calender, and an I<sup>2</sup>C-bus interface with a maximum data rate of 400 kbit/s.

The built-in address register will increment automatically after each read or write of a data byte up to the register 11h. After register 11h, the auto-incrementing will wrap around to address 00h (see Figure 5).



All registers (see <u>Table 5</u>) are designed as addressable 8-bit parallel registers although not all bits are implemented. The first two registers (memory address 00h and 01h) are used as control and status register. The register at address 02h is an offset register allowing the fine-tuning of the clock; and at 03h is a free RAM byte. The addresses 04h through 0Ah are used as counters for the clock function (seconds up to years counters). Address locations 0Bh through 0Fh contain alarm registers which define the conditions for an alarm. The registers at 10h and 11h are for the timer function.

The Seconds, Minutes, Hours, Days, Months, and Years as well as the corresponding alarm registers are all coded in Binary Coded Decimal (BCD) format. When one of the RTC registers is written or read, the contents of all time counters are frozen. Therefore, faulty writing or reading of the clock and calendar during a carry condition is prevented. For details on maximum access time, see <a href="Section 8.4 on page 25">Section 8.4 on page 25</a>.

NXP

Semiconductors

### 8.1 Registers organization

#### Table 5. Registers overview

Bit positions labeled as - are not implemented. After reset, all registers are set according to <u>Table 8 on page 12</u>.

Address	Register name	Bit	it en								
		7	6	5	4	3	2	1	0		
Control a	nd status register	S						,	,		
00h	Control_1	EXT_TEST	-	STOP	SR	-	CIE	12_24	CAP_SEL	Section 8.2.	
)1h	Control_2	AIE	AF	MI	НМІ	TF	COF[2:0	]	,	Section 8.2.	
)2h	Offset	MODE	OFFSET[6	:0]		-	1			Section 8.2.	
)3h	RAM_byte	B[7:0]	<u>'</u>							Section 8.2.	
Time and	date registers										
)4h	Seconds	OS	SECONDS	G (0 to 59)						Section 8.3.	
)5h	Minutes	-	MINUTES	(0 to 59)						Section 8.3.	
)6h	Hours	-	-	AMPM	HOURS (	1 to 12) in 1	2-hour mode			Section 8.3	
			HOURS (0 to 23) in 24-hour mode								
)7h	Days	-	-	- DAYS (1 to 31)						Section 8.3	
08h	Weekdays	-	-	WEEKDAYS (0 to 6)						Section 8.3	
)9h	Months	-	-	-	MONTHS	(1 to 12)				Section 8.3	
)Ah	Years	YEARS (0 to	99)							Section 8.3	
Alarm reg	isters										
)Bh	Second_alarm	AEN_S	SECOND_	ALARM (0 to	59)					Section 8.5.	
)Ch	Minute_alarm	AEN_M	MINUTE_A	ALARM (0 to 5	9)					Section 8.5	
)Dh	Hour_alarm	AEN_H	-	AMPM	HOUR_AL	ARM (1 to	12) in 12-hour n	node		Section 8.5	
				HOUR_AL	ARM (0 to 23)	in 24-hour	mode				
)Eh	Day_alarm	AEN_D	-	DAY_ALA	RM (1 to 31)					Section 8.5	
)Fh	Weekday_alarm	AEN_W WEEKDAY_ALARM (0 to 6)						Section 8.5			
Γimer reg	isters	1		1				<u> </u>			
10h	Timer_value	T[7:0]								Section 8.6	
11h	Timer mode	-	_	-	TCF[1:0]		TE	TIE	TI_TP	Section 8.6	

#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

#### 8.2 Control registers

To ensure that all control registers will be set to their default values, the  $V_{DD}$  level must be at zero volts at initial power-up. If this is not possible, a reset must be initiated with the software reset command when power is stable. Refer to Section 8.2.1.3 for details.

#### 8.2.1 Register Control\_1

Table 6. Control 1 - control and status register 1 (address 00h) bit description

Bit	Symbol	Value	Description	Reference
7	EXT_TEST		external clock test mode	Section 8.2.1.1
		0[1]	normal mode	
		1	external clock test mode	
6	-	0	unused	-
5	STOP		STOP bit	Section 8.2.1.2
		0[1]	RTC clock runs	
		1	RTC clock is stopped; all RTC divider chain flip-flops are asynchronously set logic 0	
4	SR		software reset	Section 8.2.1.3
		0[1]	no software reset	
		1	initiate software reset[2]; this bit always returns a 0 when read	
3	-	0	unused	-
2	CIE		correction interrupt enable	Section 8.2.3
		0[1]	no correction interrupt generated	
		1	interrupt pulses are generated at every correction cycle	
1	12_24		12 or 24-hour mode	Section 8.3.3
		0[1]	24-hour mode is selected	Section 8.5.3
		1	12-hour mode is selected	
0	CAP_SEL		internal oscillator capacitor selection for quartz crystals with a corresponding load capacitance	-
		0[1]	7 pF	
		1	12.5 pF	

<sup>[1]</sup> Default value.

<sup>[2]</sup> For a software reset, 01011000 (58h) must be sent to register Control\_1 (see Section 8.2.1.3).

#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

#### 8.2.1.1 EXT TEST: external clock test mode

A test mode is available which allows for on-board testing. In this mode, it is possible to set up test conditions and control the operation of the RTC.

The test mode is entered by setting bit EXT\_TEST in register Control\_1. Then pin CLKOUT becomes an input. The test mode replaces the internal clock signal with the signal applied to pin CLKOUT.

The signal applied to pin CLKOUT should have a minimum pulse width of 300 ns and a maximum period of 1000 ns. The internal clock, now sourced from CLKOUT, is divided down to 1 Hz by a 2<sup>6</sup> divide chain called a prescaler. The prescaler can be set into a known state by using bit STOP. When bit STOP is set, the prescaler is reset to 0. (STOP must be cleared before the prescaler can operate again.)

From a stop condition, the first 1 second increment will take place after 32 positive edges on pin CLKOUT. Thereafter, every 64 positive edges cause a 1 second increment.

**Remark:** Entry into test mode is not synchronized to the internal 64 Hz clock. When entering the test mode, no assumption as to the state of the prescaler can be made.

#### Operation example:


- 1. Set EXT\_TEST test mode (register Control 1, bit EXT\_TEST = 1).
- 2. Set STOP (register Control\_1, bit STOP = 1).
- 3. Clear STOP (register Control\_1, bit STOP = 0).
- 4. Set time registers to desired value.
- 5. Apply 32 clock pulses to pin CLKOUT.
- 6. Read time registers to see the first change.
- 7. Apply 64 clock pulses to pin CLKOUT.
- 8. Read time registers to see the second change.

Repeat 7 and 8 for additional increments.

#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

#### 8.2.1.2 STOP: STOP bit function

The function of the STOP bit (see Figure 6) is to allow for accurate starting of the time circuits. The STOP bit function causes the upper part of the prescaler ( $F_2$  to  $F_{14}$ ) to be held in reset and thus no 1 Hz ticks are generated. It also stops the output of clock frequencies below 8 kHz on pin CLKOUT.



The time circuits can then be set and do not increment until the STOP bit is released (see Figure 7 and Table 7).


#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

Bit **Prescaler bits** [1] 1 Hz tick Time Comment STOP F<sub>0</sub>F<sub>1</sub>-F<sub>2</sub> to F<sub>14</sub> hh:mm:ss Clock is running normally 12:45:12 01-0 0001 1101 0100 prescaler counting normally STOP bit is activated by user. F<sub>0</sub>F<sub>1</sub> are not reset and values cannot be predicted externally XX-0 0000 0000 0000 12:45:12 prescaler is reset; time circuits are frozen New time is set by user XX-0 0000 0000 0000 08:00:00 prescaler is reset; time circuits are frozen STOP bit is released by user XX-0 0000 0000 0000 08:00:00 prescaler is now running 08:00:00 XX-1 0000 0000 0000 08:00:00 XX-0 1000 0000 0000 0.507813 08:00:00 XX-1 1000 0000 0000 0.507935 s 00:00:80 11-1 1111 1111 1110 08:00:01 0 to 1 transition of F<sub>14</sub> increments the time circuits 00-0 0000 0000 0001 08:00:01 10-0 0000 0000 0001 08:00:01 11-1 1111 1111 1111 1.000000 s 08:00:01 00-0 0000 0000 0000 10-0 0000 0000 0000 08:00:01 11-1 1111 1111 1110 08:00:01 0 to 1 transition of F<sub>14</sub> increments the time circuits 00-0 0000 0000 0001 08:00:02 aaa-004416

Table 7. First increment of time circuits after STOP bit release

#### [1] $F_0$ is clocked at 32.768 kHz.

The lower two stages of the prescaler ( $F_0$  and  $F_1$ ) are not reset. And because the  $I^2$ C-bus is asynchronous to the crystal oscillator, the accuracy of restarting the time circuits is between zero and one 8.192 kHz cycle (see Figure 7).




The first increment of the time circuits is between 0.507813 s and 0.507935 s after STOP bit is released. The uncertainty is caused by the prescaler bits  $F_0$  and  $F_1$  not being reset (see Table 7) and the unknown state of the 32 kHz clock.

#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

#### 8.2.1.3 Software reset

A reset is automatically generated at power-on. There is a low probability that some devices will have corruption of the registers after the automatic power-on reset if the device is powered up with a residual  $V_{DD}$  level. It is required that the  $V_{DD}$  starts at zero volts at power up or upon power cycling to ensure that there is no corruption of the registers. If this is not possible, a reset must be initiated after power-up (i.e. when power is stable) with the software reset command. Software reset command means setting bits 6, 4, and 3 in register Control\_1 (00h) logic 1 and all other bits logic 0 by sending the bit sequence 01011000 (58h), see Figure 8.



In reset state, all registers are set according to <u>Table 8</u> and the address pointer returns to address 00h.

Table 8. Registers reset values

Address	Register name	Bit	Bit								
		7	6	5	4	3	2	1	0		
00h	Control_1	0	0	0	0	0	0	0	0		
01h	Control_2	0	0	0	0	0	0	0	0		
02h	Offset	0	0	0	0	0	0	0	0		
03h	RAM_byte	0	0	0	0	0	0	0	0		
04h	Seconds	1	0	0	0	0	0	0	0		
05h	Minutes	0	0	0	0	0	0	0	0		
06h	Hours	0	0	0	0	0	0	0	0		
07h	Days	0	0	0	0	0	0	0	1		
08h	Weekdays	0	0	0	0	0	1	1	0		
09h	Months	0	0	0	0	0	0	0	1		
0Ah	Years	0	0	0	0	0	0	0	0		
0Bh	Second_alarm	1	0	0	0	0	0	0	0		
0Ch	Minute_alarm	1	0	0	0	0	0	0	0		
0Dh	Hour_alarm	1	0	0	0	0	0	0	0		
0Eh	Day_alarm	1	0	0	0	0	0	0	0		

### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

 Table 8.
 Registers reset values ...continued

Address	Register name	Bit							
		7	6	5	4	3	2	1	0
0Fh	Weekday_alarm	1	0	0	0	0	0	0	0
10h	Timer_value	0	0	0	0	0	0	0	0
11h	Timer_mode	0	0	0	1	1	0	0	0

The PCF85063A resets to:

**Time** — 00:00:00

**Date** — 20000101

Weekday — Saturday

### 8.2.2 Register Control\_2


Table 9. Control\_2 - control and status register 2 (address 01h) bit description

Bit	Symbol	Value	Description	Reference
7	AIE		alarm interrupt	Section 8.2.2.1
		0[1]	disabled	Section 8.5.6
		1	enabled	
6	AF		alarm flag	Section 8.2.2.1
		0[1]	read: alarm flag inactive	Section 8.5.6
			write: alarm flag is cleared	
		1	read: alarm flag active	
			write: alarm flag remains unchanged	
5	MI		minute interrupt	Section 8.2.2.2
		0[1]	disabled	Section 8.2.2.3
		1	enabled	
4	НМІ		half minute interrupt	Section 8.2.2.2
		0[1]	disabled	Section 8.2.2.3
		1	enabled	
3	TF		timer flag	Section 8.2.2.1
		0[1]	no timer interrupt generated	Section 8.2.2.3 Section 8.6.3
		1	flag set when timer interrupt generated	<u> </u>
2 to 0	COF[2:0]	see Table 11	CLKOUT control	Section 8.2.2.4

<sup>[1]</sup> Default value.

#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

#### 8.2.2.1 Alarm interrupt



**AIE:** This bit activates or deactivates the generation of an interrupt when AF is asserted, respectively.

**AF:** When an alarm occurs, AF is set logic 1. This bit maintains its value until overwritten by command. To prevent one flag being overwritten while clearing another, a logic AND is performed during a write access.

#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

#### 8.2.2.2 MI and HMI: minute and half minute interrupt

The minute interrupt (bit MI) and half minute interrupt (bit HMI) are pre-defined timers for generating interrupt pulses on pin  $\overline{INT}$ ; see <u>Figure 10</u>. The timers are running in sync with the seconds counter (see <u>Table 19 on page 21</u>).

The minute and half minute interrupts must only be used when the frequency offset is set to normal mode (MODE = 0), see Section 8.2.3. In normal mode, the interrupt pulses on pin  $\overline{\text{INT}}$  are  $\frac{1}{64}$  s wide.

When starting MI, the first interrupt will be generated after 1 second to 59 seconds. When starting HMI, the first interrupt will be generated after 1 second to 29 seconds. Subsequent periods do not have such a delay. The timers can be enabled independently from one another. However, a minute interrupt enabled on top of a half minute interrupt is not distinguishable.




Table 10. Effect of bits MI and HMI on INT generation

Minute interrupt (bit MI)	Half minute interrupt (bit HMI)	Result
0	0	no interrupt generated
1	0	an interrupt every minute
0	1	an interrupt every 30 s
1	1	an interrupt every 30 s

The duration of the timer is affected by the register Offset (see <u>Section 8.2.3</u>). Only when OFFSET[6:0] has the value 00h the periods are consistent.

#### 8.2.2.3 **TF**: timer flag

The timer flag (bit TF) is set logic 1 on the first trigger of MI, HMI, or the countdown timer. The purpose of the flag is to allow the controlling system to interrogate what caused the interrupt: timer or alarm. The flag can be read and cleared by command.

The status of the timer flag TF can affect the INT pulse generation depending on the setting of TI TP (see Section 8.6.2 "Register Timer mode" on page 30):

- . When TI TP is set logic 1
  - an INT pulse is generated independent of the status of the timer flag TF
  - TF stays set until it is cleared
  - TF does not affect INT

#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

- the countdown timer runs in a repetitive loop and keeps generating timed periods
- When TI\_TP is set logic 0
  - the INT generation follows the TF flag
  - TF stays set until it is cleared
  - If TF is not cleared before the next coming interrupt, no INT is generated
  - the countdown timer stops after the first countdown

#### 8.2.2.4 COF[2:0]: Clock output frequency

A programmable square wave is available at pin CLKOUT. Operation is controlled by the COF[2:0] bits in the register Control\_2. Frequencies of 32.768 kHz (default) down to 1 Hz can be generated for use as a system clock, microcontroller clock, input to a charge pump, or for calibration of the oscillator.

Pin CLKOUT is a push-pull output and enabled at power-on. CLKOUT can be disabled by setting COF[2:0] to 111 or by setting CLKOE LOW (PCF85063ATL only). When disabled, the CLKOUT is LOW. If CLKOE is HIGH and COF[2:0]=111 there will be no clock and CLKOUT will be LOW.

The duty cycle of the selected clock is not controlled. However, due to the nature of the clock generation, all clock frequencies except 32.768 kHz have a duty cycle of 50:50.

The STOP bit function can also affect the CLKOUT signal, depending on the selected frequency. When the STOP bit is set logic 1, the CLKOUT pin generates a continuous LOW for those frequencies that can be stopped. For more details of the STOP bit function, see Section 8.2.1.2.

Table 11. CLKOUT fre	quency selection
----------------------	------------------

COF[2:0]	CLKOUT frequency (Hz)	Typical duty cycle[1]	Effect of STOP bit
000[2]	32768	60:40 to 40:60	no effect
001	16384	50 : 50	no effect
010	8192	50 : 50	no effect
011	4096	50 : 50	CLKOUT = LOW
100	2048	50 : 50	CLKOUT = LOW
101	1024	50 : 50	CLKOUT = LOW
110	1[3]	50 : 50	CLKOUT = LOW
111	CLKOUT = LOW	-	-

<sup>[1]</sup> Duty cycle definition: % HIGH-level time : % LOW-level time.

[3] 1 Hz clock pulses are affected by offset correction pulses.

<sup>[2]</sup> Default values: The duty cycle of the CLKOUT when outputting 32,768 Hz could change from 60:40 to 40:60 depending on the detector since the 32,768 Hz is derived from the oscillator output which is not perfect. It could change from device to device and it depends on the silicon diffusion. There is nothing that can be done from outside the chip to influence the duty cycle.

#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

#### 8.2.3 Register Offset

The PCF85063A incorporates an offset register (address 02h) which can be used to implement several functions, such as:

- · Accuracy tuning
- · Aging adjustment
- · Temperature compensation

Table 12. Offset - offset register (address 02h) bit description

Bit	Symbol	Value	Description	
7	MODE		offset mode	
		0[1]	normal mode: offset is made once every two hours	
		1	course mode: offset is made every 4 minutes	
6 to 0	OFFSET[6:0]	see <u>Table 13</u>	offset value	

<sup>[1]</sup> Default value.

For MODE = 0, each LSB introduces an offset of 4.34 ppm. For MODE = 1, each LSB introduces an offset of 4.069 ppm. The offset value is coded in two's complement giving a range of +63 LSB to -64 LSB.

Table 13. Offset values

OFFSET[6:0]	Offset value in	Offset value in ppr	n
	decimal	Normal mode MODE = 0	Fast mode MODE = 1
0111111	+63	+273.420	+256.347
0111110	+62	+269.080	+252.278
:	:	:	:
0000010	+2	+8.680	+8.138
0000001	+1	+4.340	+4.069
0000000[1]	0	0[1]	0[1]
1111111	<b>–1</b>	-4.340	-4.069
1111110	-2	-8.680	-8.138
:	:	:	:
1000001	-63	-273.420	-256.347
1000000	-64	-277.760	-260.416

<sup>[1]</sup> Default value.

The correction is made by adding or subtracting clock correction pulses, thereby changing the period of a single second but not by changing the oscillator frequency.

It is possible to monitor when correction pulses are applied. To enable correction interrupt generation, bit CIE (register Control\_1) has to be set logic 1. At every correction cycle, a pulse is generated on pin  $\overline{\text{INT}}$ . The pulse width depends on the correction mode. If multiple correction pulses are applied, an interrupt pulse is generated for each correction pulse applied.

#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

#### 8.2.3.1 Correction when MODE = 0

The correction is triggered once every two hours and then correction pulses are applied once per minute until the programmed correction values have been implemented.

Table 14. Correction pulses for MODE = 0

Correction value	Update every nth hour	Minute	Correction pulses on INT per minute[1]
+1 or –1	2	00	1
+2 or –2	2	00 and 01	1
+3 or -3	2	00, 01, and 02	1
:	:	:	:
+59 or -59	2	00 to 58	1
+60 or -60	2	00 to 59	1
+61 or -61	2	00 to 59	1
	2nd and next hour	00	1
+62 or –62	2	00 to 59	1
	2nd and next hour	00 and 01	1
+63 or –63	02	00 to 59	1
	2nd and next hour	00, 01, and 02	1
-64	02	00 to 59	1
	2nd and next hour	00, 01, 02, and 03	1

<sup>[1]</sup> The correction pulses on pin  $\overline{\text{INT}}$  are  $\frac{1}{64}$  s wide.

In MODE = 0, any timer or clock output using a frequency below 64 Hz is affected by the clock correction (see  $\underline{\text{Table 15}}$ ).

Table 15. Effect of correction pulses on frequencies for MODE = 0

Frequency (Hz)	Effect of correction
CLKOUT	
32768	no effect
16384	no effect
8192	no effect
4096	no effect
2048	no effect
1024	no effect
1	affected
Timer source clock	
4096	no effect
64	no effect
1	affected
1/60	affected

#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

#### 8.2.3.2 Correction when MODE = 1

The correction is triggered once every four minutes and then correction pulses are applied once per second up to a maximum of 60 pulses. When correction values greater than 60 pulses are used, additional correction pulses are made in the 59<sup>th</sup> second.

Clock correction is made more frequently in MODE = 1; however, this can result in higher power consumption.

Table 16. Correction pulses for MODE = 1

Correction value	Update every nth minute	Second	Correction pulses on INT per second[1]
+1 or –1	2	00	1
+2 or –2	2	00 and 01	1
+3 or –3	2	00, 01, and 02	1
:	:	:	:
+59 or -59	2	00 to 58	1
+60 or -60	2	00 to 59	1
+61 or -61	2	00 to 58	1
	2	59	2
+62 or -62	2	00 to 58	1
	2	59	3
+63 or -63	2	00 to 58	1
	2	59	4
-64	2	00 to 58	1
	2	59	5

<sup>[1]</sup> The correction pulses on pin  $\overline{\text{INT}}$  are  $\frac{1}{1024}$  s wide. For multiple pulses, they are repeated at an interval of  $\frac{1}{1612}$  s.

In MODE = 1, any timer source clock using a frequency below 1.024 kHz is also affected by the clock correction (see Table 17).


Table 17. Effect of correction pulses on frequencies for MODE = 1

Frequency (Hz)	Effect of correction				
CLKOUT					
32768	no effect				
16384	no effect				
8192	no effect				
4096	no effect				
2048	no effect				
1024	no effect				
1	affected				
Timer source clock					
4096	no effect				
64	affected				
1	affected				
1/60	affected				


#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

#### 8.2.3.3 Offset calibration workflow

The calibration offset has to be calculated based on the time. Figure 11 shows the workflow how the offset register values can be calculated:



#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus



With the offset calibration an accuracy of  $\pm 2$  ppm (0.5 × offset per LSB) can be reached (see Table 13).

 $\pm 1$  ppm corresponds to a time deviation of 0.0864 seconds per day.

- (1) 3 correction pulses in MODE = 0 correspond to -13.02 ppm.
- (2) 4 correction pulses in MODE = 1 correspond to -16.276 ppm.
- (3) Reachable accuracy zone.

Fig 12. Result of offset calibration

#### 8.2.4 Register RAM\_byte

The PCF85063A provides a free RAM byte, which can be used for any purpose, for example, status byte of the system.

Table 18. RAM\_byte - 8-bit RAM register (address 03h) bit description

Bit	Symbol	Value	Description
7 to 0	B[7:0]	00000000 <mark>11</mark> to 11111111	RAM content

[1] Default value.

#### 8.3 Time and date registers

Most of the registers are coded in the BCD format to simplify application use.

#### 8.3.1 Register Seconds

Table 19. Seconds - seconds register (address 04h) bit description

Bit	Symbol	Value Place value Description		Description
7	os			oscillator stop
		0	-	clock integrity is guaranteed
		1[1]	-	clock integrity is not guaranteed; oscillator has stopped or has been interrupted
6 to 4	SECONDS	0 <u>11</u> to 5	ten's place	actual seconds coded in BCD
3 to 0		0[1] to 9	unit place	format, see <u>Table 20</u>

[1] Default value.

#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus


Seconds value in	Upper-digit (ten's place)			Digit (unit place)			
decimal	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00[1]	0	0	0	0	0	0	0
01	0	0	0	0	0	0	1
02	0	0	0	0	0	1	0
:	:	:	:	:	:	:	:
09	0	0	0	1	0	0	1
10	0	0	1	0	0	0	0
:	:	:	:	:	:	:	:
58	1	0	1	1	0	0	0
59	1	0	1	1	0	0	1

Table 20. Seconds coded in BCD format

#### 8.3.1.1 OS: Oscillator stop

When the oscillator of the PCF85063A is stopped, the OS flag is set. The oscillator can be stopped, for example, by connecting one of the oscillator pins OSCI or OSCO to ground. The oscillator is considered to be stopped during the time between power-on and stable crystal resonance. This time can be in the range of 200 ms to 2 s depending on crystal type, temperature, and supply voltage.

The flag remains set until cleared by command (see <u>Figure 13</u>). If the flag cannot be cleared, then the oscillator is not running. This method can be used to monitor the oscillator and to determine if the supply voltage has reduced to the point where oscillation fails.



<sup>[1]</sup> Default value.

#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

#### 8.3.2 Register Minutes

Table 21. Minutes - minutes register (address 05h) bit description

Bit	Symbol	Value	Place value	Description
7	-	0	-	unused
6 to 4	MINUTES	0 <u>11</u> to 5	ten's place	actual minutes coded in BCD
3 to 0		0 <u>11</u> to 9	unit place	format

<sup>[1]</sup> Default value.

#### 8.3.3 Register Hours

Table 22. Hours - hours register (address 06h) bit description

Bit	Symbol	Value	Place value	Description			
7 to 6	-	00	-	unused			
12-hour	mode[1]						
5	AMPM			AM/PM indicator			
	0[2]	-	AM				
		1	-	PM			
4	HOURS	0일 to 1	ten's place	actual hours in 12-hour mode			
3 to 0		0일 to 9	unit place	coded in BCD format			
24-hour	24-hour mode <sup>[1]</sup>						
5 to 4	HOURS	0일 to 2	ten's place	actual hours in 24-hour mode			
3 to 0		0 <u>2</u> to 9	unit place	coded in BCD format			

<sup>[1]</sup> Hour mode is set by the 12\_24 bit in register Control\_1.

#### 8.3.4 Register Days

Table 23. Days - days register (address 07h) bit description

Bit	Symbol	Value	Place value	Description
7 to 6	-	00	-	unused
5 to 4	DAYS[1]	0 <u>2</u> to 3	ten's place	actual day coded in BCD format
3 to 0		0 <mark>3</mark> to 9	unit place	

<sup>[1]</sup> If the year counter contains a value, which is exactly divisible by 4 (including the year 00), the PCF85063A compensates for leap years by adding a 29th day to February.

#### 8.3.5 Register Weekdays

Table 24. Weekdays - weekdays register (address 08h) bit description

Bit	Symbol	Value	Description
7 to 3	-	00000	unused
2 to 0	WEEKDAYS	0 to 6	actual weekday values, see Table 25

<sup>[2]</sup> Default value.

<sup>[2]</sup> Default value.

<sup>[3]</sup> Default value is 1.

### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

Table 25. Weekday assignments

Day[1]	Bit				
	2	1	0		
Sunday	0	0	0		
Monday	0	0	1		
Tuesday	0	1	0		
Wednesday	0	1	1		
Thursday	1	0	0		
Friday	1	0	1		
Saturday[2]	1	1	0		

<sup>[1]</sup> Definition may be reassigned by the user.

#### 8.3.6 Register Months

Table 26. Months - months register (address 09h) bit description

Bit	Symbol	Value	Place value	Description	
7 to 5	-	000	-	unused	
4	MONTHS	0 to 1		actual month coded in BCD format, see Table 27	
3 to 0		0 to 9	unit place		

Table 27. Month assignments in BCD format

Month	Upper-digit (ten's place)	Digit (unit place)				
	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
January[1]	0	0	0	0	1	
February	0	0	0	1	0	
March	0	0	0	1	1	
April	0	0	1	0	0	
May	0	0	1	0	1	
June	0	0	1	1	0	
July	0	0	1	1	1	
August	0	1	0	0	0	
September	0	1	0	0	1	
October	1	0	0	0	0	
November	1	0	0	0	1	
December	1	0	0	1	0	

<sup>[1]</sup> Default value.

<sup>[2]</sup> Default value.

#### Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

#### 8.3.7 Register Years


Table 28. Years - years register (0Ah) bit description

Bit	Symbol	Value	Place value	Description
7 to 4	YEARS	0 <sup>11</sup> to 9	ten's place	actual year coded in BCD format
3 to 0		0[1] to 9	unit place	

<sup>[1]</sup> Default value.

#### 8.4 Setting and reading the time

Figure 14 shows the data flow and data dependencies starting from the 1 Hz clock tick.



During read/write operations, the time counting circuits (memory locations 04h through 0Ah) are blocked.

The blocking prevents

- Faulty reading of the clock and calendar during a carry condition
- Incrementing the time registers during the read cycle

After this read/write access is completed, the time circuit is released again and any pending request to increment the time counters that occurred during the read/write access is serviced. A maximum of 1 request can be stored; therefore, all accesses must be completed within 1 second (see Figure 15).