## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## DATA SHEET



## PCF8576

Universal LCD driver for low multiplex rates

## Product specification

Supersedes data of 1998 Feb 06
File under Integrated Circuits, IC12

| CONTENTS | 8 |  |
| :--- | :--- | :--- |
| 1 | FEATURES | 9 |
| 2 | GENERAL DESCRIPTION | 10 |
| 3 | ORDERING INFORMATION | 11 |
| 4 | BLOCK DIAGRAM | 11.1 |
| 5 | PINNING | 11.2 |
| 6 | FUNCTIONAL DESCRIPTION | 12 |
| 6.1 | Power-on reset | 12.1 |
| 6.2 | LCD bias generator | 13 |
| 6.3 | LCD voltage selector | 14 |
| 6.4 | LCD drive mode waveforms | 15 |
| 6.5 | Oscillator | 16 |
| 6.5 .1 | Internal clock | 17 |
| 6.5 .2 | External clock | 17.1 |
| 6.6 | Timing |  |
| 6.7 | Display latch | 17.2 |
| 6.8 | Shift register | 17.3 |
| 6.9 | Segment outputs | 17.4 |
| 6.10 | Backplane outputs | 17.5 |
| 6.11 | Display RAM |  |
| 6.12 | Data pointer | 18 |
| 6.13 | Subaddress counter | 19 |
| 6.14 | Output bank selector |  |
| 6.15 | Input bank selector |  |
| 6.16 | Blinker | 20 |
| 7 | CHARACTERISTICS OF THE I²C-BUS | 21 |
| 7.1 | Bit transfer (see Fig.12) |  |
| 7.2 | START and STOP conditions (see Fig.13) |  |
| 7.3 | System configuration (see Fig.14) |  |
| 7.4 | Acknowledge (see Fig.15) |  |
| 7.5 | PCF8576 I2C-bus controller |  |
| 7.6 | Input filters |  |
| 7.7 | I2C-bus protocol |  |
| 7.8 | Command decoder |  |
| 7.9 | Display controller |  |
| 7.10 | Cascaded operation |  |
|  |  |  |

## CONTENTS

2 GENERAL DESCRIPTION
3 ORDERING INFORMATION
4 BLOCK DIAGRAM
5 PINNING
6 FUNCTIONAL DESCRIPTION
6.1 Power-on reset
.2 LCD bias generator
6.4 LCD drive mode waveforms
6.5 Oscillator
6.5.1 Internal clock

External clock
6.7 Display latch
6.8 Shift register
6.9 Segment outputs
6.10 Backplane outputs
6.12 Data pointer
6.13 Subaddress counter
6.15 Input bank selector
6.16 Blinker

20
CHARACTERISTICS OF THE I²C-BUS
7.1 Bit transfer (see Fig.12)
7.2 START and STOP conditions (see Fig.13)
7.3 System configuration (see Fig.14)
7.4 Acknowledge (see Fig.15)
7.6 Input filters
$7.7 \quad \mathrm{I}^{2} \mathrm{C}$-bus protocol
Command decoder
7.10 Cascaded operation

LIMITING VALUES
HANDLING
DC CHARACTERISTICS
AC CHARACTERISTICS
Typical supply current characteristics
Typical characteristics of LCD outputs
APPLICATION INFORMATION
Chip-on-glass cascadability in single plane
BONDING PAD INFORMATION
TRAY INFORMATION: PCF8576U
TRAY INFORMATION: PCF8576U/2
PACKAGE OUTLINES
SOLDERING
Introduction to soldering surface mount packages
Reflow soldering
Wave soldering
Manual soldering
Suitability of surface mount IC packages for wave and reflow soldering methods
DATA SHEET STATUS
DEFINITIONS
DISCLAIMERS
PURCHASE OF PHILIPS ${ }^{2} \mathrm{C}$ COMPONENTS

## Universal LCD driver for low multiplex rates

## 1 FEATURES

- Single-chip LCD controller/driver
- Selectable backplane drive configuration: static or 2/3/4 backplane multiplexing
- Selectable display bias configuration: static, $1 / 2$ or $1 / 3$
- Internal LCD bias generation with voltage-follower buffers
- 40 segment drives: up to twenty 8 -segment numeric characters; up to ten 15 -segment alphanumeric characters; or any graphics of up to 160 elements
- $40 \times 4$-bit RAM for display data storage
- Auto-incremented display data loading across device subaddress boundaries
- Display memory bank switching in static and duplex drive modes
- Versatile blinking modes
- LCD and logic supplies may be separated
- Wide power supply range: from 2 V for low-threshold LCDs and up to 9 V for guest-host LCDs and high-threshold (automobile) twisted nematic LCDs
- Low power consumption
- Power-saving mode for extremely low power consumption in battery-operated and telephone applications
- ${ }^{2} \mathrm{C}$-bus interface
- TTL/CMOS compatible
- Compatible with any 4-bit, 8-bit or 16 -bit microprocessors/microcontrollers
- May be cascaded for large LCD applications (up to 2560 segments possible)
- Cascadable with 24-segment LCD driver PCF8566
- Optimized pinning for plane wiring in both single and multiple PCF8576 applications
- Space-saving 56-lead plastic very small outline package (VSO56)
- Very low external component count (at most one resistor, even in multiple device applications)
- Compatible with chip-on-glass technology
- Manufactured in silicon gate CMOS process.


## 2 GENERAL DESCRIPTION

The PCF8576 is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) with low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 40 segments and can easily be cascaded for larger LCD applications. The PCF8576 is compatible with most microprocessors/microcontrollers and communicates via a two-line bidirectional $\mathrm{I}^{2} \mathrm{C}$-bus. Communication overheads are minimized by a display RAM with auto-incremented addressing, by hardware subaddressing and by display memory switching (static and duplex drive modes).

## 3 ORDERING INFORMATION

| TYPE NUMBER | PACKAGE |  | VERSION |
| :--- | :---: | :--- | :---: |
|  | NAME | DESCRIPTION | SOT190-1 |
| PCF8576T | VSO56 | plastic very small outline package; 56 leads | - |
| PCF8576U | - | chip in tray | - |
| PCF8576U/2 | - | chip with bumps in tray | - |
| PCF8576U/5 | - | unsawn wafer | - |
| PCF8576U/10 | FFC | chip on film frame carrier (FFC) | - |
| PCF8576U/12 | FFC | chip with bumps on film frame carrier (FFC) |  |

20100 1002

Fig. 1 Block diagram (for VSO56 package; SOT190-1)

## Universal LCD driver for low multiplex rates

## 5 PINNING

| SYMBOL | PIN | DESCRIPTION |
| :---: | :---: | :---: |
| SDA | 1 | $\mathrm{I}^{2} \mathrm{C}$-bus serial data input/output |
| SCL | 2 | $1^{2} \mathrm{C}$-bus serial clock input |
| SYNC | 3 | cascade synchronization input/output |
| CLK | 4 | external clock input/output |
| $V_{\text {DD }}$ | 5 | supply voltage |
| OSC | 6 | oscillator input |
| A0 to A2 | 7 to 9 | $\mathrm{I}^{2} \mathrm{C}$-bus subaddress inputs |
| SA0 | 10 | $1^{2} \mathrm{C}$-bus slave address input; bit 0 |
| $\mathrm{V}_{\text {SS }}$ | 11 | logic ground |
| $\mathrm{V}_{\text {LCD }}$ | 12 | LCD supply voltage |
| BP0, BP2, BP1 and BP3 | 13 to 16 | LCD backplane outputs |
| S0 to S39 | 17 to 56 | LCD segment outputs |



Fig. 2 Pin configuration; SOT190-1.

## Universal LCD driver for low multiplex rates

## 6 FUNCTIONAL DESCRIPTION

The PCF8576 is a versatile peripheral device designed to interface to any microprocessor/microcontroller to a wide variety of LCDs. It can directly drive any static or multiplexed LCD containing up to four backplanes and up to 40 segments. The display configurations possible with the PCF8576 depend on the number of active backplane outputs required; a selection of display configurations is given in Table .
All of the display configurations given in Table can be implemented in the typical system shown in Fig.3.

The host microprocessor/microcontroller maintains the 2 -line $\mathrm{I}^{2} \mathrm{C}$-bus communication channel with the PCF8576. The internal oscillator is selected by connecting pin OSC to pin $\mathrm{V}_{\mathrm{SS}}$. The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system are to the power supplies ( $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{LCD}}$ ) and the LCD panel chosen for the application.

Selection of display configurations

| NUMBER OF |  | 7-SEGMENTS NUMERIC |  | 14-SEGMENTS <br> ALPHANUMERIC |  | DOT MATRIX |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| BACKPLANES | SEGMENTS | DIGITS | INDICATOR <br> SYMBOLS | CHARACTERS | INDICATOR <br> SYMBOLS |  |
| 4 | 160 | 20 | 20 | 10 | 20 | 160 dots $(4 \times 40)$ |
| 3 | 120 | 15 | 15 | 8 | 8 | 120 dots $(3 \times 40)$ |
| 2 | 80 | 10 | 10 | 5 | 10 | 80 dots $(2 \times 40)$ |
| 1 | 40 | 5 | 5 | 2 | 12 | 40 dots $(1 \times 40)$ |



Fig. 3 Typical system configuration.

## Universal LCD driver for low multiplex rates

### 6.1 Power-on reset

At power-on the PCF8576 resets to a starting condition as follows:

1. All backplane outputs are set to $V_{D D}$.
2. All segment outputs are set to $\mathrm{V}_{\mathrm{DD}}$.
3. The drive mode ' $1: 4$ multiplex with $1 / 3$ bias' is selected.
4. Blinking is switched off.
5. Input and output bank selectors are reset (as defined in Table 4).
6. The $\mathrm{I}^{2} \mathrm{C}$-bus interface is initialized.
7. The data pointer and the subaddress counter are cleared.

Data transfers on the $\mathrm{I}^{2} \mathrm{C}$-bus should be avoided for 1 ms following power-on to allow completion of the reset action.

### 6.2 LCD bias generator

The full-scale LCD voltage $\left(\mathrm{V}_{\text {op }}\right)$ is obtained from $V_{D D}-V_{L C D}$. The LCD voltage may be temperature compensated externally through the $\mathrm{V}_{\mathrm{LCD}}$ supply to pin 12. Fractional LCD biasing voltages are obtained from an internal voltage divider of the three series resistors connected between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{LCD}}$. The centre resistor can be switched out of the circuit to provide a $1 / 2$ bias voltage level for the $1: 2$ multiplex configuration.

### 6.3 LCD voltage selector

The LCD voltage selector co-ordinates the multiplexing of the LCD in accordance with the selected LCD drive configuration. The operation of the voltage selector is controlled by MODE SET commands from the command decoder. The biasing configurations that apply to the preferred modes of operation, together with the biasing characteristics as functions of $\mathrm{V}_{\mathrm{OP}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}$ and the resulting discrimination ratios (D), are given in Table 1.

A practical value for $\mathrm{V}_{\text {op }}$ is determined by equating $\mathrm{V}_{\text {off(rms) }}$ with a defined LCD threshold voltage ( $\mathrm{V}_{\text {th }}$ ), typically when the LCD exhibits approximately $10 \%$ contrast. In the static drive mode a suitable choice is $\mathrm{V}_{\mathrm{op}}>3 \mathrm{~V}_{\text {th }}$ approximately.

Multiplex drive ratios of $1: 3$ and $1: 4$ with $1 / 2$ bias are possible but the discrimination and hence the contrast ratios are smaller ( $\sqrt{3}=1.732$ for $1: 3$ multiplex or
$\frac{\sqrt{21}}{3}=1.528$ for $1: 4$ multiplex).
The advantage of these modes is a reduction of the LCD full-scale voltage $\mathrm{V}_{\mathrm{op}}$ as follows:

- 1 : 3 multiplex ( $1 / 2$ bias):
$\mathrm{V}_{\text {op }}=\sqrt{6} \times \mathrm{V}_{\text {off }\langle\mathrm{rms}\rangle}=2.449 \mathrm{~V}_{\text {off }(\mathrm{rms})}$
- $1: 4$ multiplex (1⁄2bias):

$$
\mathrm{V}_{\mathrm{op}}=\left[\frac{(4 \times \sqrt{3})}{3}\right]=2.309 \mathrm{~V}_{\mathrm{off}(\mathrm{rms})}
$$

These compare with $\mathrm{V}_{\mathrm{op}}=3 \mathrm{~V}_{\text {off }(\mathrm{rms})}$ when $1 / 3$ bias is used.

Table 1 Preferred LCD drive modes: summary of characteristics

| LCD DRIVE MODE | NUMBER OF |  | LCD BIAS CONFIGURATION | $\frac{V_{\text {off }(\mathrm{rms})}}{V_{o p}}$ | $\frac{V_{o n(r m s)}}{V_{o p}}$ | $D=\frac{V_{\text {on }(\mathrm{rms})}}{V_{\text {off }(\mathrm{rms})}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BACKPLANES | LEVELS |  |  |  |  |
| static | 1 | 2 | static | 0 | 1 | $\infty$ |
| 1:2 | 2 | 3 | 1/2 | 0.354 | 0.791 | 2.236 |
| 1:2 | 2 | 4 | 1/3 | 0.333 | 0.745 | 2.236 |
| 1:3 | 3 | 4 | 1/3 | 0.333 | 0.638 | 1.915 |
| 1:4 | 4 | 4 | 1/3 | 0.333 | 0.577 | 1.732 |

## Universal LCD driver for low multiplex rates

### 6.4 LCD drive mode waveforms

The static LCD drive mode is used when a single backplane is provided in the LCD. Backplane and segment drive waveforms for this mode are shown in Fig.4.

When two backplanes are provided in the LCD, the $1: 2$ multiplex mode applies. The PCF8576 allows use of $1 / 2$ bias or $1 / 3$ bias in this mode as shown in Figs 5 and 6.

When three backplanes are provided in the LCD, the $1: 3$ multiplex drive mode applies, as shown in Fig.7.

When four backplanes are provided in the LCD, the 1:4 multiplex drive mode applies, as shown in Fig.8.


Fig. 4 Static drive mode waveforms $\left(V_{\mathrm{op}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}\right)$.

(b) resultant waveforms at LCD segment
MBE540

$$
\begin{aligned}
& \mathrm{V}_{\text {state1 } 1}(\mathrm{t})=\mathrm{V}_{\mathrm{S}_{\mathrm{n}}}(\mathrm{t})-\mathrm{V}_{\mathrm{BP} 0}(\mathrm{t}) \\
& \mathrm{V}_{\mathrm{on}(\mathrm{rms})}=0.791 \mathrm{~V}_{\mathrm{op}} \\
& \mathrm{~V}_{\text {state2 }}(\mathrm{t})=\mathrm{V}_{\mathrm{S}_{\mathrm{n}}}(\mathrm{t})-\mathrm{V}_{\mathrm{BP} 1}(\mathrm{t}) \\
& \mathrm{V}_{\text {off }(\mathrm{rms})}=0.354 \mathrm{~V}_{\mathrm{op}}
\end{aligned}
$$

Fig. 5 Waveforms for the 1:2 multiplex drive mode with $1 / 2$ bias $\left(V_{o p}=V_{D D}-V_{L C D}\right)$.


Fig. 6 Waveforms for the 1:2 multiplex drive mode with $1 / 3$ bias $\left(\mathrm{V}_{\mathrm{op}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}\right)$.


Fig. 7 Waveforms for the $1: 3$ multiplex drive mode $\left(\mathrm{V}_{\mathrm{op}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}\right)$.


Fig. 8 Waveforms for the 1:4 multiplex drive mode $\left(\mathrm{V}_{\mathrm{Op}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}\right)$.

### 6.5 Oscillator

### 6.5.1 INTERNAL CLOCK

The internal logic and the LCD drive signals of the PCF8576 are timed either by the internal oscillator or from an external clock. When the internal oscillator is used, pin OSC should be connected to pin $\mathrm{V}_{\mathrm{SS}}$. In this event, the output from pin CLK provides the clock signal for cascaded PCF8566s in the system.

Where resistor $R_{\text {osc }}$ to $\mathrm{V}_{\mathrm{SS}}$ is present, the internal oscillator is selected. The relationship between the oscillator frequency on pin CLK ( $\mathrm{f}_{\mathrm{clk}}$ ) and $\mathrm{R}_{\mathrm{osc}}$ is shown in Fig.9.


Fig. 9 Oscillator frequency as a function of $R_{\text {osc }}$.

### 6.5.2 EXTERNAL CLOCK

The condition for external clock is made by connecting pin OSC to pin $V_{D D}$; pin CLK then becomes the external clock input.

The clock frequency ( $\mathrm{f}_{\mathrm{clk}}$ ) determines the LCD frame frequency and the maximum rate for data reception from the $\mathrm{I}^{2} \mathrm{C}$-bus. To allow $\mathrm{I}^{2} \mathrm{C}$-bus transmissions at their maximum data rate of $100 \mathrm{kHz}, \mathrm{f}_{\mathrm{clk}}$ should be chosen to be above 125 kHz .

A clock signal must always be supplied to the device; removing the clock may freeze the LCD in a DC state.

### 6.6 Timing

The timing of the PCF8576 organizes the internal data flow of the device. This includes the transfer of display data from the display RAM to the display segment outputs. In cascaded applications, the synchronization signal SYNC maintains the correct timing relationship between the PCF8576s in the system. The timing also generates the LCD frame frequency which it derives as an integer multiple of the clock frequency (see Table 2). The frame frequency is set by the MODE SET commands when internal clock is used, or by the frequency applied to pin CLK when external clock is used.

The ratio between the clock frequency and the LCD frame frequency depends on the mode in which the device is operating. In the power-saving mode the reduction ratio is six times smaller; this allows the clock frequency to be reduced by a factor of six. The reduced clock frequency results in a significant reduction in power dissipation. The lower clock frequency has the disadvantage of increasing the response time when large amounts of display data are transmitted on the $\mathrm{I}^{2} \mathrm{C}$-bus.

When a device is unable to digest a display data byte before the next one arrives, it holds the SCL line LOW until the first display data byte is stored. This slows down the transmission rate of the $\mathrm{I}^{2} \mathrm{C}$-bus but no data loss occurs.

Table 2 LCD frame frequencies

| PCF8576 MODE | FRAME <br> FREQUENCY | NOMINAL <br> FRAME <br> FREQUENCY <br> (Hz) |
| :--- | :---: | :---: |
| Normal mode | $\frac{\mathrm{f}_{\mathrm{clk}}}{2880}$ | 64 |
| Power-saving mode | $\frac{\mathrm{f}_{\mathrm{clk}}}{480}$ | 64 |

### 6.7 Display latch

The display latch holds the display data while the corresponding multiplex signals are generated. There is a one-to-one relationship between the data in the display latch, the LCD segment outputs and one column of the display RAM.

### 6.8 Shift register

The shift register serves to transfer display information from the display RAM to the display latch while previous data is displayed.

### 6.9 Segment outputs

The LCD drive section includes 40 segment outputs pins S0 to S39 which should be connected directly to the LCD. The segment output signals are generated in accordance with the multiplexed backplane signals and with data resident in the display latch. When less than 40 segment outputs are required the unused segment outputs should be left open-circuit.

### 6.10 Backplane outputs

The LCD drive section includes four backplane outputs BP0 to BP3 which should be connected directly to the LCD. The backplane output signals are generated in accordance with the selected LCD drive mode. If less than four backplane outputs are required the unused outputs can be left open-circuit. In the 1:3 multiplex drive mode BP3 carries the same signal as BP1, therefore these two adjacent outputs can be connected together to give enhanced drive capabilities. In the 1:2 multiplex drive mode BP0 and BP2, BP1 and BP3 respectively carry the same signals and may also be paired to increase the drive capabilities. In the static drive mode the same signal is carried by all four backplane outputs and they can be connected in parallel for very high drive requirements.

### 6.11 Display RAM

The display RAM is a static $40 \times 4$-bit RAM which stores LCD data. A logic 1 in the RAM bit-map indicates the on state of the corresponding LCD segment; similarly, a logic 0 indicates the off state. There is a one-to-one
correspondence between the RAM addresses and the segment outputs, and between the individual bits of a RAM word and the backplane outputs. The first RAM column corresponds to the 40 segments operated with respect to backplane BP0 (see Fig.10). In multiplexed LCD applications the segment data of the second, third and fourth column of the display RAM are time-multiplexed with BP1, BP2 and BP3 respectively.

When display data is transmitted to the PCF8576 the display bytes received are stored in the display RAM in accordance with the selected LCD drive mode. To illustrate the filling order, an example of a 7 -segment numeric display showing all drive modes is given in Fig.11; the RAM filling organization depicted applies equally to other LCD types.
With reference to Fig.11, in the static drive mode the eight transmitted data bits are placed in bit 0 of eight successive display RAM addresses. In the 1:2 multiplex drive mode the eight transmitted data bits are placed in bits 0 and 1 of four successive display RAM addresses. In the 1:3 multiplex drive mode these bits are placed in bits 0,1 and 2 of three successive addresses, with bit 2 of the third address left unchanged. This last bit may, if necessary, be controlled by an additional transfer to this address but care should be taken to avoid overriding adjacent data because full bytes are always transmitted. In the 1:4 multiplex drive mode the eight transmitted data bits are placed in bits $0,1,2$ and 3 of two successive display RAM addresses.


Fig. 10 Display RAM bit-map showing direct relationship between display RAM addresses and segment outputs, and between bits in a RAM word and backplane outputs.

### 6.12 Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the data pointer by the LOAD DATA POINTER command. Following this, an arriving data byte is stored starting at the display RAM address indicated by the data pointer thereby observing the filling order shown in Fig.11. The data pointer is automatically incremented in accordance with the chosen LCD configuration. That is, after each byte is stored, the contents of the data pointer are incremented by eight (static drive mode), by four (1:2 multiplex drive mode) or by two (1 : 4 multiplex drive mode).

### 6.13 Subaddress counter

The storage of display data is conditioned by the contents of the subaddress counter. Storage is allowed to take place only when the contents of the subaddress counter agree with the hardware subaddress applied to A0, A1 and A2. The subaddress counter value is defined by the DEVICE SELECT command. If the contents of the subaddress counter and the hardware subaddress do not agree then data storage is inhibited but the data pointer is incremented as if data storage had taken place. The subaddress counter is also incremented when the data pointer overflows.
The storage arrangements described lead to extremely efficient data loading in cascaded applications. When a series of display bytes are sent to the display RAM, automatic wrap-over to the next PCF8576 occurs when the last RAM address is exceeded. Subaddressing across device boundaries is successful even if the change to the next device in the cascade occurs within a transmitted character (such as during the 14th display data byte transmitted in 1:3 multiplex mode).

### 6.14 Output bank selector

This selects one of the four bits per display RAM address for transfer to the display latch. The actual bit chosen depends on the particular LCD drive mode in operation and on the instant in the multiplex sequence. In 1:4 multiplex, all RAM addresses of bit 0 are the first to be selected, these are followed by the contents of bit 1, bit 2 and then bit 3 . Similarly in $1: 3$ multiplex, bits 0,1 and 2 are selected sequentially. In 1:2 multiplex, bits 0 and 1 are selected and, in the static mode, bit 0 is selected.

The PCF8576 includes a RAM bank switching feature in the static and 1:2 multiplex drive modes. In the static drive mode, the BANK SELECT command may request the contents of bit 2 to be selected for display instead of bit 0 contents. In the $1: 2$ drive mode, the contents of bits 2 and 3 may be selected instead of bits 0 and 1 . This gives the provision for preparing display information in an alternative bank and to be able to switch to it once it is assembled.

### 6.15 Input bank selector

The input bank selector loads display data into the display RAM in accordance with the selected LCD drive configuration. Display data can be loaded in bit 2 in static drive mode or in bits 2 and 3 in 1:2 drive mode by using the BANK SELECT command. The input bank selector functions independent of the output bank selector.

## Universal LCD driver for low multiplex rates

### 6.16 Blinker

The display blinking capabilities of the PCF8576 are very versatile. The whole display can be blinked at frequencies selected by the BLINK command. The blinking frequencies are integer multiples of the clock frequency; the ratios between the clock and blinking frequencies depend on the mode in which the device is operating, as shown in Table 3.

An additional feature is for an arbitrary selection of LCD segments to be blinked. This applies to the static and $1: 2$ LCD drive modes and can be implemented without any communication overheads. By means of the output
bank selector, the displayed RAM banks are exchanged with alternate RAM banks at the blinking frequency. This mode can also be specified by the BLINK command.

In the 1:3 and 1:4 multiplex modes, where no alternate RAM bank is available, groups of LCD segments can be blinked by selectively changing the display RAM data at fixed time intervals.

If the entire display is to be blinked at a frequency other than the nominal blinking frequency, this can be effectively performed by resetting and setting the display enable bit E at the required rate using the MODE SET command.

Table 3 Blinking frequencies

| BLINKING MODE | NORMAL OPERATING <br> MODE RATIO | POWER-SAVING MODE <br> RATIO | NOMINAL BLINKING <br> FREQUENCY |
| :---: | :---: | :---: | :---: |
| Off | - | - | blinking off |
| 2 Hz | $\frac{\mathrm{f}_{\mathrm{clk}}}{92160}$ | $\frac{\mathrm{f}_{\mathrm{clk}}}{15360}$ | 2 Hz |
| 1 Hz | $\frac{\mathrm{f}_{\mathrm{clk}}}{184320}$ | $\frac{\mathrm{f}_{\mathrm{clk}}}{30720}$ | 1 Hz |
| 0.5 Hz | $\frac{\mathrm{f}_{\mathrm{clk}}}{368640}$ | $\frac{\mathrm{f}_{\mathrm{clk}}}{61440}$ | 0.5 Hz |



## $x=$ data bit unchanged.

Fig. 11 Relationships between LCD layout, drive mode, display RAM filling order and display data transmitted over the $\mathrm{I}^{2} \mathrm{C}$-bus.

[^0]
## 7 CHARACTERISTICS OF THE I²C-BUS

The $I^{2} \mathrm{C}$-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

### 7.1 Bit transfer (see Fig.12)

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.

### 7.2 START and STOP conditions (see Fig.13)

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P).

### 7.3 System configuration (see Fig.14)

A device generating a message is a 'transmitter', a device receiving a message is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves'.

### 7.4 Acknowledge (see Fig.15)

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.

### 7.5 PCF8576 ${ }^{2}$ ² C-bus controller

The PCF8576 acts as an $\mathrm{I}^{2} \mathrm{C}$-bus slave receiver. It does not initiate $\mathrm{I}^{2} \mathrm{C}$-bus transfers or transmit data to an $\mathrm{I}^{2} \mathrm{C}$-bus master receiver. The only data output from the PCF8576 are the acknowledge signals of the selected devices. Device selection depends on the $\mathrm{I}^{2} \mathrm{C}$-bus slave address, on the transferred command data and on the hardware subaddress.

In single device application, the hardware subaddress inputs A0, A1 and A2 are normally connected to $\mathrm{V}_{\text {SS }}$ which defines the hardware subaddress 0 . In multiple device applications $A 0, A 1$ and $A 2$ are connected to $V_{S S}$ or $V_{D D}$ in accordance with a binary coding scheme such that no two devices with a common $\mathrm{I}^{2} \mathrm{C}$-bus slave address have the same hardware subaddress.
In the power-saving mode it is possible that the PCF8576 is not able to keep up with the highest transmission rates when large amounts of display data are transmitted. If this situation occurs, the PCF8576 forces the SCL line to LOW until its internal operations are completed. This is known as the 'clock synchronization feature' of the $\mathrm{I}^{2} \mathrm{C}$-bus and serves to slow down fast transmitters. Data loss does not occur.

### 7.6 Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

## $7.7 \quad \mathrm{I}^{2} \mathrm{C}$-bus protocol

Two ${ }^{2} \mathrm{C}$-bus slave addresses ( 0111000 and 0111001 ) are reserved for the PCF8576. The least significant bit of the slave address that a PCF8576 will respond to is defined by the level connected at its input pin SA0. Therefore, two types of PCF8576 can be distinguished on the same $\mathrm{I}^{2} \mathrm{C}$-bus which allows:

- Up to 16 PCF8576s on the same $\mathrm{I}^{2} \mathrm{C}$-bus for very large LCD applications
- The use of two types of LCD multiplex on the same $\mathrm{I}^{2} \mathrm{C}$-bus.
The $\mathrm{I}^{2} \mathrm{C}$-bus protocol is shown in Fig.16. The sequence is initiated with a START condition (S) from the $\mathrm{I}^{2} \mathrm{C}$-bus master which is followed by one of the two PCF8576 slave addresses available. All PCF8576s with the corresponding SAO level acknowledge in parallel with the slave address but all PCF8576s with the alternative SAO level ignore the whole $\mathrm{I}^{2} \mathrm{C}$-bus transfer.


## Universal LCD driver for low multiplex rates

After acknowledgement, one or more command bytes (m) follow which define the status of the addressed PCF8576s.

The last command byte is tagged with a cleared most significant bit, the continuation bit C . The command bytes are also acknowledged by all addressed PCF8576s on the bus.

After the last command byte, a series of display data bytes ( n ) may follow. These display bytes are stored in the display RAM at the address specified by the data pointer and the subaddress counter. Both data pointer and subaddress counter are automatically updated and the data is directed to the intended PCF8576 device. The acknowledgement after each byte is made only by the (A0, A1 and A2) addressed PCF8576. After the last display byte, the $\mathrm{I}^{2} \mathrm{C}$-bus master issues a STOP condition (P).

### 7.8 Command decoder

The command decoder identifies command bytes that arrive on the $\mathrm{I}^{2} \mathrm{C}$-bus. All available commands carry a continuation bit C in their most significant bit position (Fig.17). When this bit is set, it indicates that the next byte of the transfer to arrive will also represent a command. If this bit is reset, it indicates the last command byte of the transfer. Further bytes will be regarded as display data.
The five commands available to the PCF8576 are defined in Table 4.

Fig. 12 Bit transfer.


Fig. 13 Definition of START and STOP conditions.

## Universal LCD driver for low multiplex rates



Fig. 14 System configuration.


Fig. 15 Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$-bus.

## Universal LCD driver for low multiplex rates



Fig. $16 \mathrm{I}^{2} \mathrm{C}$-bus protocol.


Fig. 17 General format of command byte.

## Universal LCD driver for low multiplex rates

Table 4 Definition of PCF8576 commands

| COMMAND | OPCODE |  |  |  |  |  |  |  |  | OPTIONS | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE SET |  |  |  |  | LP |  | B M | M1 | M0 | Table 5 | Defines LCD drive mode. |
|  |  |  |  |  |  |  |  |  |  | Table 6 | Defines LCD bias configuration. |
|  |  |  |  |  |  |  |  |  |  | Table 7 | Defines display status. The possibility to disable the display allows implementation of blinking under external control. |
|  |  |  |  |  |  |  |  |  |  | Table 8 | Defines power dissipation mode. |
| LOAD DATA POINTER |  |  |  | 5 | P4 | P3 | P2 | P1 | P0 | Table 9 | Six bits of immediate data, bits P5 to P0, are transferred to the data pointer to define one of forty display RAM addresses. |
| DEVICE SELECT |  |  |  | 1 | 0 | 0 |  |  | A0 | Table 10 | Three bits of immediate data, bits A2 to A0, are transferred to the subaddress counter to define one of eight hardware subaddresses. |
| BANK SELECT |  |  |  | 1 | 1 | 1 | 0 | I | 0 | Table 11 | Defines input bank selection (storage of arriving display data). |
|  |  |  |  |  |  |  |  |  |  | Table 12 | Defines output bank selection (retrieval of LCD display data). The BANK SELECT command has no effect in $1: 3$ and $1: 4$ multiplex drive modes. |
| BLINK |  |  | 1 | 1 | 1 | 0 | A | BF1 | BF0 | Table 13 | Defines the blinking frequency. |
|  |  |  |  |  |  |  |  |  | Table 14 | Selects the blinking mode; normal operation with frequency set by BF1, BF0 or blinking by alternation of display RAM banks. Alternation blinking does not apply in $1: 3$ and $1: 4$ multiplex drive modes. |

Table 5 MODE SET option 1

| LCD DRIVE MODE |  | BITS |  |
| :--- | :--- | :---: | :---: |
| DRIVE MODE | BACKPLANE | M1 | M0 |
| Static | 1 BP | 0 | 1 |
| $1: 2$ | MUX (2 BP) | 1 | 0 |
| $1: 3$ | MUX (3 BP) | 1 | 1 |
| $1: 4$ | MUX (4 BP) | 0 | 0 |

Table 6 MODE SET option 2

| LCD BIAS | BIT B |
| :--- | :---: |
| $1 / 3$ bias | 0 |
| $1 / 2$ bias | 1 |

Table 7 MODE SET option 3

| DISPLAY STATUS | BIT E |
| :--- | :---: |
| Disabled (blank) | 0 |
| Enabled | 1 |

Table 8 MODE SET option 4

| MODE | BIT LP |
| :--- | :---: |
| Normal mode | 0 |
| Power-saving mode | 1 |

Table 9 LOAD DATA POINTER option 1

| DESCRIPTION | BITS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6-bit binary value of 0 to 39 | P5 | P4 | P3 | P2 | P1 | P0 |

Table 10 DEVICE SELECT option 1

| DESCRIPTION | BITS |  |  |
| :---: | :---: | :---: | :---: |
| 3-bit binary value of 0 to 7 | A2 | A1 | A0 |

Table 11 BANK SELECT option 1

| STATIC | 1 : 2 MUX | BIT I |
| :--- | :--- | :---: |
| RAM bit 0 | RAM bits 0 and 1 | 0 |
| RAM bit 2 | RAM bits 2 and 3 | 1 |

## Universal LCD driver for low multiplex rates

Table 12 BANK SELECT option 2

| STATIC | 1 : 2 MUX | BIT O |
| :--- | :--- | :---: |
| RAM bit 0 | RAM bits 0 and 1 | 0 |
| RAM bit 2 | RAM bits 2 and 3 | 1 |

Table 13 BLINK option 1

| BLINK FREQUENCY | BITS |  |
| :--- | :---: | :---: |
|  | BF1 | BF0 |
| Off | 0 | 0 |
| 2 Hz | 0 | 1 |
| 1 Hz | 1 | 0 |
| 0.5 Hz | 1 | 1 |

Table 14 BLINK option 2

| BLINK MODE | BIT A |
| :--- | :---: |
| Normal blinking | 0 |
| Alternation blinking | 1 |

### 7.9 Display controller

The display controller executes the commands identified by the command decoder. It contains the status registers of the PCF8576 and co-ordinates their effects. The controller is also responsible for loading display data into the display RAM as required by the filling order.

### 7.10 Cascaded operation

In large display configurations, up to 16 PCF8576s can be distinguished on the same $\mathrm{I}^{2} \mathrm{C}$-bus by using the 3 -bit hardware subaddress (A0, A1 and A2) and the programmable $\mathrm{I}^{2} \mathrm{C}$-bus slave address (SA0). When cascaded PCF8576s are synchronized so that they can share the backplane signals from one of the devices in the cascade. Such an arrangement is cost-effective in large LCD applications since the backplane outputs of only one device need to be through-plated to the backplane electrodes of the display. The other PCF8576s of the cascade contribute additional segment outputs but their backplane outputs are left open-circuit (see Fig.18).
The SYNC line is provided to maintain the correct synchronization between all cascaded PCF8576s. This synchronization is guaranteed after the Power-on reset. The only time that SYNC is likely to be needed is if synchronization is accidentally lost (e.g. by noise in adverse electrical environments; or by the definition of a multiplex mode when PCF8576s with differing SA0 levels are cascaded). SYNC is organized as an input/output pin; the output selection being realized as an open-drain driver with an internal pull-up resistor. A PCF8576 asserts the SYNC line at the onset of its last active backplane signal and monitors the SYNC line at all other times. Should synchronization in the cascade be lost, it will be restored by the first PCF8576 to assert SYNC. The timing relationship between the backplane waveforms and the $\overline{\text { SYNC signal for the various drive modes of the PCF8576 }}$ are shown in Fig. 19.

For single plane wiring of packaged PCF8576s and chip-on-glass cascading, see Chapter 12.


Fig. 18 Cascaded PCF8576 configuration.


[^0]:    Universal LCD driver for low multiplex rates

