# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!




# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### INTEGRATED CIRCUITS



Product specification Supersedes data of 1998 Feb 06 File under Integrated Circuits, IC12 2001 Oct 02



CONTEN	TS	8	LIMITING VALUES
1	FEATURES	9	HANDLING
2	GENERAL DESCRIPTION	10	DC CHARACTERISTICS
3	ORDERING INFORMATION	11	AC CHARACTERISTICS
4	BLOCK DIAGRAM	11.1 11.2	Typical supply current characteristics Typical characteristics of LCD outputs
5	PINNING	12	APPLICATION INFORMATION
6	FUNCTIONAL DESCRIPTION	12.1	Chip-on-glass cascadability in single plane
6.1 6.2	Power-on reset LCD bias generator	13	BONDING PAD INFORMATION
6.3	LCD voltage selector	14	TRAY INFORMATION: PCF8576U
6.4	LCD drive mode waveforms	15	TRAY INFORMATION: PCF8576U/2
6.5	Oscillator	16	PACKAGE OUTLINES
6.5.1	Internal clock	17	SOLDERING
6.5.2 6.6	External clock	17.1	
6.6 6.7	Timing Display latch	17.1	Introduction to soldering surface mount packages
6.8	Shift register	17.2	Reflow soldering
6.9	Segment outputs	17.3	Wave soldering
6.10	Backplane outputs	17.4	Manual soldering
6.11	Display RAM	17.5	Suitability of surface mount IC packages for
6.12	Data pointer		wave and reflow soldering methods
6.13	Subaddress counter	18	DATA SHEET STATUS
6.14 6.15	Output bank selector	19	DEFINITIONS
6.15 6.16	Input bank selector Blinker	20	DISCLAIMERS
	CHARACTERISTICS OF THE I <sup>2</sup> C-BUS	21	PURCHASE OF PHILIPS I <sup>2</sup> C COMPONENTS
7		21	FUNCHASE OF FHILIPS FC COMPONENTS
7.1	Bit transfer (see Fig.12)		
7.2 7.3	START and STOP conditions (see Fig.13) System configuration (see Fig.14)		
7.3 7.4	Acknowledge (see Fig.15)		
7.4	PCF8576 I <sup>2</sup> C-bus controller		
7.5 7.6	Input filters		
7.0	I <sup>2</sup> C bus protocol		

- 7.7 I<sup>2</sup>C-bus protocol
- 7.8 Command decoder
- 7.9 Display controller
- 7.10 Cascaded operation

### PCF8576

### **1 FEATURES**

- Single-chip LCD controller/driver
- Selectable backplane drive configuration: static or 2/3/4 backplane multiplexing
- Selectable display bias configuration: static,  $\frac{1}{2}$  or  $\frac{1}{3}$
- Internal LCD bias generation with voltage-follower buffers
- 40 segment drives: up to twenty 8-segment numeric characters; up to ten 15-segment alphanumeric characters; or any graphics of up to 160 elements
- $40 \times 4$ -bit RAM for display data storage
- Auto-incremented display data loading across device subaddress boundaries
- Display memory bank switching in static and duplex drive modes
- Versatile blinking modes
- · LCD and logic supplies may be separated
- Wide power supply range: from 2 V for low-threshold LCDs and up to 9 V for guest-host LCDs and high-threshold (automobile) twisted nematic LCDs
- Low power consumption
- Power-saving mode for extremely low power consumption in battery-operated and telephone applications
- I<sup>2</sup>C-bus interface
- TTL/CMOS compatible
- Compatible with any 4-bit, 8-bit or 16-bit microprocessors/microcontrollers



- May be cascaded for large LCD applications (up to 2560 segments possible)
- Cascadable with 24-segment LCD driver PCF8566
- Optimized pinning for plane wiring in both single and multiple PCF8576 applications
- Space-saving 56-lead plastic very small outline package (VSO56)
- Very low external component count (at most one resistor, even in multiple device applications)
- · Compatible with chip-on-glass technology
- Manufactured in silicon gate CMOS process.

### 2 GENERAL DESCRIPTION

The PCF8576 is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) with low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 40 segments and can easily be cascaded for larger LCD applications. The PCF8576 is compatible with most microprocessors/microcontrollers and communicates via a two-line bidirectional I<sup>2</sup>C-bus. Communication overheads are minimized by a display RAM with auto-incremented addressing, by hardware subaddressing and by display memory switching (static and duplex drive modes).

### **3 ORDERING INFORMATION**

TYPE NUMBER	PACKAGE						
I TPE NUMBER	NAME	DESCRIPTION	VERSION				
PCF8576T	VSO56	plastic very small outline package; 56 leads	SOT190-1				
PCF8576U	-	chip in tray	-				
PCF8576U/2	_	chip with bumps in tray	-				
PCF8576U/5	-	unsawn wafer	-				
PCF8576U/10	FFC	chip on film frame carrier (FFC)	-				
PCF8576U/12	FFC	chip with bumps on film frame carrier (FFC)	-				

# PCF8576




Fig.1 Block diagram (for VSO56 package; SOT190-1).

2001 Oct 02

\_

5

12

3

6

R

R

R

TIMING

OSCILLATOR

INPUT

FILTERS

LCD BIAS

GENERATOR

V<sub>DD</sub>

VLCD

CLK

SYNC

OSC

۷<sub>SS</sub>

SCL

SDA

4

PCF8576

# Universal LCD driver for low multiplex rates

### 5 PINNING

SYMBOL	PIN	DESCRIPTION
SDA	1	I <sup>2</sup> C-bus serial data input/output
SCL	2	I <sup>2</sup> C-bus serial clock input
SYNC	3	cascade synchronization input/output
CLK	4	external clock input/output
V <sub>DD</sub>	5	supply voltage
OSC	6	oscillator input
A0 to A2	7 to 9	I <sup>2</sup> C-bus subaddress inputs
SA0	10	I <sup>2</sup> C-bus slave address input; bit 0
V <sub>SS</sub>	11	logic ground
V <sub>LCD</sub>	12	LCD supply voltage
BP0, BP2, BP1 and BP3	13 to 16	LCD backplane outputs
S0 to S39	17 to 56	LCD segment outputs

PCF8576

### Universal LCD driver for low multiplex rates

### 56 S39 SDA 1 SCL 2 55 S38 SYNC 3 54 S37 CLK 4 53 S36 V<sub>DD</sub> 5 52 S35 OSC 6 51 S34 50 S33 A0 7 A1 8 49 S32 A2 9 48 S31 SA0 10 47 S30 V<sub>SS</sub> [11 46 S29 V<sub>LCD</sub> 12 45 S28 BP0 13 44 S27 BP2 14 43 S26 PCF8576T BP1 15 42 S25 BP3 16 41 S24 S0 17 40 S23 S1 18 39 S22 S2 19 38 S21 S3 20 37 S20 S4 21 36 S19 S5 22 35 S18 S6 23 34 S17 S7 24 33 S16 S8 25 32 S15 S9 26 31 S14 S10 27 30 S13 S11 28 29 S12 MBK278 Fig.2 Pin configuration; SOT190-1.

### FUNCTIONAL DESCRIPTION 6

The PCF8576 is a versatile peripheral device designed to interface to any microprocessor/microcontroller to a wide variety of LCDs. It can directly drive any static or multiplexed LCD containing up to four backplanes and up to 40 segments. The display configurations possible with the PCF8576 depend on the number of active backplane outputs required; a selection of display configurations is given in Table .

All of the display configurations given in Table can be implemented in the typical system shown in Fig.3.

SEGMENTS

Selection of display configurations

NUMBER OF

BACKPLANES

4

3

2

-		10	10	ů.	18	
1	40	5	5	2	12	40 dots (1 × 40)
	V <sub>DD</sub> HOST MICRO- PROCESSOR/ MICRO- CONTROLLER V <sub>SS</sub>	$\frac{t_r}{2C_B} - \frac{SD}{SC}$	A 5 1 2 PCF8576 6 1 7 8 9 1 40 A1 A2 A1 A2 A2 A2 A2 A2 A2 A2 A2 A2 A2	13 to 16 4 backplanes 0 11 SA0 V <sub>SS</sub>	ES LCD PANEL (up to 160 elements) MBK27	7
		Fig.3 T	ypical system c	onfiguration.		

7

PCF8576

**DOT MATRIX** 

160 dots  $(4 \times 40)$ 

120 dots  $(3 \times 40)$ 

80 dots (2 × 40)

The host microprocessor/microcontroller maintains the 2-line I<sup>2</sup>C-bus communication channel with the PCF8576. The internal oscillator is selected by connecting pin OSC to pin V<sub>SS</sub>. The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system

are to the power supplies (V\_DD, V\_SS and V\_LCD) and the

INDICATOR

SYMBOLS

20

8

10

LCD panel chosen for the application.

14-SEGMENTS

**ALPHANUMERIC** 

**CHARACTERS** 

20 160 20 10 120 15 15 8 80 10 10 5 10 ~

DIGITS

**7-SEGMENTS NUMERIC** 

INDICATOR

SYMBOLS

### PCF8576

### 6.1 Power-on reset

At power-on the PCF8576 resets to a starting condition as follows:

- 1. All backplane outputs are set to  $V_{\text{DD}}$ .
- 2. All segment outputs are set to V<sub>DD</sub>.
- 3. The drive mode '1 : 4 multiplex with  $\frac{1}{3}$  bias' is selected.
- 4. Blinking is switched off.
- 5. Input and output bank selectors are reset (as defined in Table 4).
- 6. The I<sup>2</sup>C-bus interface is initialized.
- 7. The data pointer and the subaddress counter are cleared.

Data transfers on the  $l^2$ C-bus should be avoided for 1 ms following power-on to allow completion of the reset action.

### 6.2 LCD bias generator

The full-scale LCD voltage (V<sub>op</sub>) is obtained from V<sub>DD</sub> - V<sub>LCD</sub>. The LCD voltage may be temperature compensated externally through the V<sub>LCD</sub> supply to pin 12. Fractional LCD biasing voltages are obtained from an internal voltage divider of the three series resistors connected between V<sub>DD</sub> and V<sub>LCD</sub>. The centre resistor can be switched out of the circuit to provide a  $\frac{1}{2}$ bias voltage level for the 1 : 2 multiplex configuration.

### 6.3 LCD voltage selector

The LCD voltage selector co-ordinates the multiplexing of the LCD in accordance with the selected LCD drive configuration. The operation of the voltage selector is controlled by MODE SET commands from the command decoder. The biasing configurations that apply to the preferred modes of operation, together with the biasing characteristics as functions of  $V_{op} = V_{DD} - V_{LCD}$  and the resulting discrimination ratios (D), are given in Table 1.

A practical value for V<sub>op</sub> is determined by equating V<sub>off(rms)</sub> with a defined LCD threshold voltage (V<sub>th</sub>), typically when the LCD exhibits approximately 10% contrast. In the static drive mode a suitable choice is V<sub>op</sub> > 3V<sub>th</sub> approximately.

Multiplex drive ratios of 1 : 3 and 1 : 4 with  $1_2^{\prime}$  bias are possible but the discrimination and hence the contrast

ratios are smaller (  $\sqrt{3}$  = 1.732 for 1 : 3 multiplex or

$$\frac{\sqrt{21}}{3}$$
 = 1.528 for 1 : 4 multiplex).

The advantage of these modes is a reduction of the LCD full-scale voltage  $V_{\text{op}}$  as follows:

• 1 : 3 multiplex (1/2 bias):

$$V_{op} = \sqrt{6} \times V_{off(rms)} = 2.449 V_{off(rms)}$$

• 1 : 4 multiplex (1/2 bias):

$$V_{op} = \left[\frac{(4 \times \sqrt{3})}{3}\right] = 2.309 V_{off(rms)}$$

These compare with  $V_{op} = 3 V_{off(rms)}$  when  $\frac{1}{3}$  bias is used.

 Table 1
 Preferred LCD drive modes: summary of characteristics

	NUMB	ER OF	LCD BIAS	V <sub>off(rms)</sub>	V <sub>on(rms)</sub>	$D = \frac{V_{on(rms)}}{V_{on(rms)}}$	
	BACKPLANES LEVELS		CONFIGURATION	V <sub>op</sub>	V <sub>op</sub>	$D = \overline{V_{off(rms)}}$	
static	1	2	static	0	1	∞	
1:2	2	3	1/2	0.354	0.791	2.236	
1:2	2	4	1/3	0.333	0.745	2.236	
1:3	3	4	1/3	0.333	0.638	1.915	
1:4	4	4	1/3	0.333	0.577	1.732	

backplane is provided in the LCD. Backplane and segment drive waveforms for this mode are shown in Fig.4. When two backplanes are provided in the LCD, the 1:2 multiplex mode applies. The PCF8576 allows use of  $\frac{1}{2}$  bias or  $\frac{1}{3}$  bias in this mode as shown in Figs 5 and 6.


T<sub>frame</sub>

VDD

BP0

LCD segments

### Universal LCD driver for low multiplex rates



LCD drive mode waveforms

The static LCD drive mode is used when a single


**Philips Semiconductors** 


6.4


### When three backplanes are provided in the LCD, the 1:3 multiplex drive mode applies, as shown in Fig.7.


When four backplanes are provided in the LCD, the 1:4 multiplex drive mode applies, as shown in Fig.8.












### PCF8576

### 6.5 Oscillator

### 6.5.1 INTERNAL CLOCK

The internal logic and the LCD drive signals of the PCF8576 are timed either by the internal oscillator or from an external clock. When the internal oscillator is used, pin OSC should be connected to pin  $V_{SS}$ . In this event, the output from pin CLK provides the clock signal for cascaded PCF8566s in the system.

Where resistor  $R_{osc}$  to  $V_{SS}$  is present, the internal oscillator is selected. The relationship between the oscillator frequency on pin CLK ( $f_{clk}$ ) and  $R_{osc}$  is shown in Fig.9.



### 6.5.2 EXTERNAL CLOCK

The condition for external clock is made by connecting pin OSC to pin  $V_{DD}$ ; pin CLK then becomes the external clock input.

The clock frequency ( $f_{clk}$ ) determines the LCD frame frequency and the maximum rate for data reception from the I<sup>2</sup>C-bus. To allow I<sup>2</sup>C-bus transmissions at their maximum data rate of 100 kHz,  $f_{clk}$  should be chosen to be above 125 kHz.

A clock signal must always be supplied to the device; removing the clock may freeze the LCD in a DC state.

### 6.6 Timing

The timing of the PCF8576 organizes the internal data flow of the device. This includes the transfer of display data from the display RAM to the display segment outputs. In cascaded applications, the synchronization signal SYNC maintains the correct timing relationship between the PCF8576s in the system. The timing also generates the LCD frame frequency which it derives as an integer multiple of the clock frequency (see Table 2). The frame frequency is set by the MODE SET commands when internal clock is used, or by the frequency applied to pin CLK when external clock is used.

The ratio between the clock frequency and the LCD frame frequency depends on the mode in which the device is operating. In the power-saving mode the reduction ratio is six times smaller; this allows the clock frequency to be reduced by a factor of six. The reduced clock frequency results in a significant reduction in power dissipation. The lower clock frequency has the disadvantage of increasing the response time when large amounts of display data are transmitted on the  $l^2$ C-bus.

When a device is unable to digest a display data byte before the next one arrives, it holds the SCL line LOW until the first display data byte is stored. This slows down the transmission rate of the I<sup>2</sup>C-bus but no data loss occurs.

Table 2LCD frame frequencies

PCF8576 MODE	FRAME FREQUENCY	NOMINAL FRAME FREQUENCY (Hz)
Normal mode	$\frac{\rm f_{clk}}{2880}$	64
Power-saving mode	f <sub>clk</sub> 480	64

### 6.7 Display latch

The display latch holds the display data while the corresponding multiplex signals are generated. There is a one-to-one relationship between the data in the display latch, the LCD segment outputs and one column of the display RAM.

### 6.8 Shift register

The shift register serves to transfer display information from the display RAM to the display latch while previous data is displayed.

### PCF8576

### 6.9 Segment outputs

The LCD drive section includes 40 segment outputs pins S0 to S39 which should be connected directly to the LCD. The segment output signals are generated in accordance with the multiplexed backplane signals and with data resident in the display latch. When less than 40 segment outputs are required the unused segment outputs should be left open-circuit.

### 6.10 Backplane outputs

The LCD drive section includes four backplane outputs BP0 to BP3 which should be connected directly to the LCD. The backplane output signals are generated in accordance with the selected LCD drive mode. If less than four backplane outputs are required the unused outputs can be left open-circuit. In the 1 : 3 multiplex drive mode BP3 carries the same signal as BP1, therefore these two adjacent outputs can be connected together to give enhanced drive capabilities. In the 1 : 2 multiplex drive mode BP0 and BP2, BP1 and BP3 respectively carry the same signals and may also be paired to increase the drive capabilities. In the static drive mode the same signal is carried by all four backplane outputs and they can be connected in parallel for very high drive requirements.


### 6.11 Display RAM

The display RAM is a static  $40 \times 4$ -bit RAM which stores LCD data. A logic 1 in the RAM bit-map indicates the on state of the corresponding LCD segment; similarly, a logic 0 indicates the off state. There is a one-to-one

correspondence between the RAM addresses and the segment outputs, and between the individual bits of a RAM word and the backplane outputs. The first RAM column corresponds to the 40 segments operated with respect to backplane BP0 (see Fig.10). In multiplexed LCD applications the segment data of the second, third and fourth column of the display RAM are time-multiplexed with BP1, BP2 and BP3 respectively.

When display data is transmitted to the PCF8576 the display bytes received are stored in the display RAM in accordance with the selected LCD drive mode. To illustrate the filling order, an example of a 7-segment numeric display showing all drive modes is given in Fig.11; the RAM filling organization depicted applies equally to other LCD types.

With reference to Fig.11, in the static drive mode the eight transmitted data bits are placed in bit 0 of eight successive display RAM addresses. In the 1 : 2 multiplex drive mode the eight transmitted data bits are placed in bits 0 and 1 of four successive display RAM addresses. In the 1 : 3 multiplex drive mode these bits are placed in bits 0, 1 and 2 of three successive addresses, with bit 2 of the third address left unchanged. This last bit may, if necessary, be controlled by an additional transfer to this address but care should be taken to avoid overriding adjacent data because full bytes are always transmitted. In the 1 : 4 multiplex drive mode the eight transmitted data bits are placed in bits 0, 1, 2 and 3 of two successive display RAM addresses.



### PCF8576

### 6.12 Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the data pointer by the LOAD DATA POINTER command. Following this, an arriving data byte is stored starting at the display RAM address indicated by the data pointer thereby observing the filling order shown in Fig.11. The data pointer is automatically incremented in accordance with the chosen LCD configuration. That is, after each byte is stored, the contents of the data pointer are incremented by eight (static drive mode), by four (1 : 2 multiplex drive mode) or by two (1 : 4 multiplex drive mode).

### 6.13 Subaddress counter

The storage of display data is conditioned by the contents of the subaddress counter. Storage is allowed to take place only when the contents of the subaddress counter agree with the hardware subaddress applied to A0, A1 and A2. The subaddress counter value is defined by the DEVICE SELECT command. If the contents of the subaddress counter and the hardware subaddress do not agree then data storage is inhibited but the data pointer is incremented as if data storage had taken place. The subaddress counter is also incremented when the data pointer overflows.

The storage arrangements described lead to extremely efficient data loading in cascaded applications. When a series of display bytes are sent to the display RAM, automatic wrap-over to the next PCF8576 occurs when the last RAM address is exceeded. Subaddressing across device boundaries is successful even if the change to the next device in the cascade occurs within a transmitted character (such as during the 14th display data byte transmitted in 1 : 3 multiplex mode).

### 6.14 Output bank selector

This selects one of the four bits per display RAM address for transfer to the display latch. The actual bit chosen depends on the particular LCD drive mode in operation and on the instant in the multiplex sequence. In 1 : 4 multiplex, all RAM addresses of bit 0 are the first to be selected, these are followed by the contents of bit 1, bit 2 and then bit 3. Similarly in 1 : 3 multiplex, bits 0, 1 and 2 are selected sequentially. In 1 : 2 multiplex, bits 0 and 1 are selected and, in the static mode, bit 0 is selected.

The PCF8576 includes a RAM bank switching feature in the static and 1 : 2 multiplex drive modes. In the static drive mode, the BANK SELECT command may request the contents of bit 2 to be selected for display instead of bit 0 contents. In the 1 : 2 drive mode, the contents of bits 2 and 3 may be selected instead of bits 0 and 1. This gives the provision for preparing display information in an alternative bank and to be able to switch to it once it is assembled.

### 6.15 Input bank selector

The input bank selector loads display data into the display RAM in accordance with the selected LCD drive configuration. Display data can be loaded in bit 2 in static drive mode or in bits 2 and 3 in 1 : 2 drive mode by using the BANK SELECT command. The input bank selector functions independent of the output bank selector.

### PCF8576

### 6.16 Blinker

The display blinking capabilities of the PCF8576 are very versatile. The whole display can be blinked at frequencies selected by the BLINK command. The blinking frequencies are integer multiples of the clock frequency; the ratios between the clock and blinking frequencies depend on the mode in which the device is operating, as shown in Table 3.

An additional feature is for an arbitrary selection of LCD segments to be blinked. This applies to the static and 1 : 2 LCD drive modes and can be implemented without any communication overheads. By means of the output

bank selector, the displayed RAM banks are exchanged with alternate RAM banks at the blinking frequency. This mode can also be specified by the BLINK command.

In the 1 : 3 and 1 : 4 multiplex modes, where no alternate RAM bank is available, groups of LCD segments can be blinked by selectively changing the display RAM data at fixed time intervals.

If the entire display is to be blinked at a frequency other than the nominal blinking frequency, this can be effectively performed by resetting and setting the display enable bit E at the required rate using the MODE SET command.

BLINKING MODE	NORMAL OPERATING MODE RATIO	POWER-SAVING MODE RATIO	NOMINAL BLINKING FREQUENCY
Off	—	—	blinking off
2 Hz	f <sub>clk</sub> 92160	f <sub>clk</sub> 15360	2 Hz
1 Hz	f <sub>clk</sub> 184320	f <sub>clk</sub> 30720	1 Hz
0.5 Hz	f <sub>clk</sub> 368640	f <sub>clk</sub> 61440	0.5 Hz

### Table 3 Blinking frequencies

2001 Oct 02

\_

drive mode LCD segments LCD backplanes display RAM filling order transmitted display byte а S<sub>n</sub>+2 n+1 n+2 n + 3 n + 4 n + 5 n+6 n+7 n BP0 S<sub>n</sub> + 3 S<sub>n</sub> + 1 MSB LSB DP S<sub>n</sub> + 4 bit/ 0 с b а f g е d Sn ΒP c b a f g e d DP 1 х х х х х х х х static S<sub>n</sub> + 7 S\_+ 5 2 х х х х х х х х Óр 3 х х х х х х х х d S<sub>n</sub> + 6 BP0 s<sub>n</sub>\_ а n+2 n+3 n n+1 1:2 S<sub>n</sub> + 1 MSB LSB d bit/ 0 а f е BP b DP 1 g с g e c d DP a b f BP1 multiplex S<sub>n</sub> + 2 2 х х х х 3 х х х х 🔿 dp S<sub>n</sub> + 3 BP0 S<sub>n</sub> + 1 n n + 1 n+2 S<sub>n</sub> + 2 Sn 1:3 MSB LSB bit/ 0 b а f ΒP DP 1 d е BP2 b DP c a d g f e BP1 2 с g х multiplex 3 х х х ) dd h s<sub>n</sub>n + 1 а n BP2 BP0 1:4 bit/ BP 0 а f MSB LSB с 1 е b BP1 2 g a c b DP f e g d multiplex BP3 DP 3 d S<sub>n</sub> + ' d ) dp MBK389 x = data bit unchanged.

Product specification

PCF8576

Universal LCD driver for low multiplex rates

Fig.11 Relationships between LCD layout, drive mode, display RAM filling order and display data transmitted over the I<sup>2</sup>C-bus.

18

### PCF8576

### 7 CHARACTERISTICS OF THE I<sup>2</sup>C-BUS

The I<sup>2</sup>C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

### 7.1 Bit transfer (see Fig.12)

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.

### 7.2 START and STOP conditions (see Fig.13)

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P).

### 7.3 System configuration (see Fig.14)

A device generating a message is a 'transmitter', a device receiving a message is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves'.

### 7.4 Acknowledge (see Fig.15)

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.

### 7.5 PCF8576 I<sup>2</sup>C-bus controller

The PCF8576 acts as an I<sup>2</sup>C-bus slave receiver. It does not initiate I<sup>2</sup>C-bus transfers or transmit data to an I<sup>2</sup>C-bus master receiver. The only data output from the PCF8576 are the acknowledge signals of the selected devices. Device selection depends on the I<sup>2</sup>C-bus slave address, on the transferred command data and on the hardware subaddress.

In single device application, the hardware subaddress inputs A0, A1 and A2 are normally connected to  $V_{SS}$  which defines the hardware subaddress 0. In multiple device applications A0, A1 and A2 are connected to  $V_{SS}$  or  $V_{DD}$  in accordance with a binary coding scheme such that no two devices with a common  $l^2C$ -bus slave address have the same hardware subaddress.

In the power-saving mode it is possible that the PCF8576 is not able to keep up with the highest transmission rates when large amounts of display data are transmitted. If this situation occurs, the PCF8576 forces the SCL line to LOW until its internal operations are completed. This is known as the 'clock synchronization feature' of the I<sup>2</sup>C-bus and serves to slow down fast transmitters. Data loss does not occur.

### 7.6 Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

### 7.7 I<sup>2</sup>C-bus protocol

Two I<sup>2</sup>C-bus slave addresses (0111000 and 0111001) are reserved for the PCF8576. The least significant bit of the slave address that a PCF8576 will respond to is defined by the level connected at its input pin SA0. Therefore, two types of PCF8576 can be distinguished on the same I<sup>2</sup>C-bus which allows:

- Up to 16 PCF8576s on the same I<sup>2</sup>C-bus for very large LCD applications
- The use of two types of LCD multiplex on the same I<sup>2</sup>C-bus.

The I<sup>2</sup>C-bus protocol is shown in Fig.16. The sequence is initiated with a START condition (S) from the I<sup>2</sup>C-bus master which is followed by one of the two PCF8576 slave addresses available. All PCF8576s with the corresponding SA0 level acknowledge in parallel with the slave address but all PCF8576s with the alternative SA0 level ignore the whole I<sup>2</sup>C-bus transfer.

### PCF8576

After acknowledgement, one or more command bytes (m) follow which define the status of the addressed PCF8576s.


The last command byte is tagged with a cleared most significant bit, the continuation bit C. The command bytes are also acknowledged by all addressed PCF8576s on the bus.

After the last command byte, a series of display data bytes (n) may follow. These display bytes are stored in the display RAM at the address specified by the data pointer and the subaddress counter. Both data pointer and subaddress counter are automatically updated and the data is directed to the intended PCF8576 device. The acknowledgement after each byte is made only by the (A0, A1 and A2) addressed PCF8576. After the last display byte, the I<sup>2</sup>C-bus master issues a STOP condition (P).

### 7.8 Command decoder


The command decoder identifies command bytes that arrive on the I<sup>2</sup>C-bus. All available commands carry a continuation bit C in their most significant bit position (Fig.17). When this bit is set, it indicates that the next byte of the transfer to arrive will also represent a command. If this bit is reset, it indicates the last command byte of the transfer. Further bytes will be regarded as display data.


The five commands available to the PCF8576 are defined in Table 4.



PCF8576


### Universal LCD driver for low multiplex rates






PCF8576

### Universal LCD driver for low multiplex rates





PCF8576

COMMAND		OPCODE						OPTIONS	DESCRIPTION	
MODE SET	С	1	0	LP	Е	В	M1	M0	Table 5	Defines LCD drive mode.
									Table 6	Defines LCD bias configuration.
									Table 7	Defines display status. The possibility to disable the display allows implementation of blinking under external control.
									Table 8	Defines power dissipation mode.
LOAD DATA POINTER	С	0	P5	P4	P3	P2	P1	P0	Table 9	Six bits of immediate data, bits P5 to P0, are transferred to the data pointer to define one of forty display RAM addresses.
DEVICE SELECT	С	1	1	0	0	A2	A1	A0	Table 10	Three bits of immediate data, bits A2 to A0, are transferred to the subaddress counter to define one of eight hardware subaddresses.
BANK SELECT	С	1	1	1	1	0	Ι	0	Table 11	Defines input bank selection (storage of arriving display data).
									Table 12	Defines output bank selection (retrieval of LCD display data). The BANK SELECT command has no effect in 1 : 3 and 1 : 4 multiplex drive modes.
BLINK	С	1	1	1	0	А	BF1	BF0	Table 13	Defines the blinking frequency.
									Table 14	Selects the blinking mode; normal operation with frequency set by BF1, BF0 or blinking by alternation of display RAM banks. Alternation blinking does not apply in 1 : 3 and 1 : 4 multiplex drive modes.

Table 4 Definition of PCF8576 commands

### Table 5MODE SET option 1

LCD DRI	BITS		
DRIVE MODE	BACKPLANE	M1	MO
Static	1 BP	0	1
1:2	MUX (2 BP)	1	0
1:3	MUX (3 BP)	1	1
1:4	MUX (4 BP)	0	0

### Table 6MODE SET option 2

LCD BIAS	BIT B
<sup>1</sup> / <sub>3</sub> bias	0
<sup>1</sup> / <sub>2</sub> bias	1

### Table 7 MODE SET option 3

DISPLAY STATUS	BIT E
Disabled (blank)	0
Enabled	1

### Table 8MODE SET option 4

MODE	BIT LP
Normal mode	0
Power-saving mode	1

### Table 9 LOAD DATA POINTER option 1

DESCRIPTION			Bľ	TS		
6-bit binary value of 0 to 39	P5	P4	P3	P2	P1	P0

### Table 10 DEVICE SELECT option 1

DESCRIPTION		BITS	
3-bit binary value of 0 to 7	A2	A1	A0

### Table 11 BANK SELECT option 1

STATIC	1 : 2 MUX	BIT I
RAM bit 0	RAM bits 0 and 1	0
RAM bit 2	RAM bits 2 and 3	1

### PCF8576

STATIC	1 : 2 MUX	BIT O	
RAM bit 0	RAM bits 0 and 1	0	
RAM bit 2	RAM bits 2 and 3	1	

Table 13 BLINK option 1

Table 12 BANK SELECT option 2

BLINK FREQUENCY	BITS		
BLINK FREQUENCY	BF1	BF0	
Off	0	0	
2 Hz	0	1	
1 Hz	1	0	
0.5 Hz	1	1	

### Table 14 BLINK option 2

BLINK MODE	BIT A
Normal blinking	0
Alternation blinking	1

### 7.9 Display controller

The display controller executes the commands identified by the command decoder. It contains the status registers of the PCF8576 and co-ordinates their effects. The controller is also responsible for loading display data into the display RAM as required by the filling order.

### 7.10 Cascaded operation

In large display configurations, up to 16 PCF8576s can be distinguished on the same I<sup>2</sup>C-bus by using the 3-bit hardware subaddress (A0, A1 and A2) and the programmable I<sup>2</sup>C-bus slave address (SA0). When cascaded PCF8576s are synchronized so that they can share the backplane signals from one of the devices in the cascade. Such an arrangement is cost-effective in large LCD applications since the backplane outputs of only one device need to be through-plated to the backplane electrodes of the display. The other PCF8576s of the cascade contribute additional segment outputs but their backplane outputs are left open-circuit (see Fig.18).

The SYNC line is provided to maintain the correct synchronization between all cascaded PCF8576s. This synchronization is guaranteed after the Power-on reset. The only time that SYNC is likely to be needed is if synchronization is accidentally lost (e.g. by noise in adverse electrical environments; or by the definition of a multiplex mode when PCF8576s with differing SA0 levels are cascaded). SYNC is organized as an input/output pin; the output selection being realized as an open-drain driver with an internal pull-up resistor. A PCF8576 asserts the SYNC line at the onset of its last active backplane signal and monitors the SYNC line at all other times. Should synchronization in the cascade be lost, it will be restored by the first PCF8576 to assert SYNC. The timing relationship between the backplane waveforms and the SYNC signal for the various drive modes of the PCF8576 are shown in Fig.19.

For single plane wiring of packaged PCF8576s and chip-on-glass cascading, see Chapter 12.

2001 Oct 02

PCF8576

### Universal LCD driver for low multiplex rates

