imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Rev. 06 — 5 May 2009

Product data sheet

1. General description

The PCF8578 is a low power CMOS¹ LCD row and column driver, designed to drive dot matrix graphic displays at multiplex rates of 1:8, 1:16, 1:24 or 1:32. The device has 40 outputs, of which 24 are programmable and configurable for the following ratios of rows/columns: ${}^{32}\!\!/_{8}$, ${}^{24}\!\!/_{16}$, ${}^{16}\!\!/_{24}$ or ${}^{8}\!\!/_{32}$. The PCF8578 can function as a stand-alone LCD controller and driver for use in small systems. For larger systems it can be used in conjunction with up to 32 PCF8579s for which it has been optimized. Together these two devices form a general purpose LCD dot matrix driver chip set, capable of driving displays of up to 40960 dots. The PCF8578 is compatible with most microcontrollers and communicates via a two-line bidirectional bus (I²C-bus). Communication overhead is minimized by a display RAM with auto-incremented addressing and display bank switching.

2. Features

- Single chip LCD controller and driver
- Stand-alone or may be used with up to 32 PCF8579s (40960 dots possible)
- 40 driver outputs, configurable for several ratios of rows/columns: ³²/₈, ²⁴/₁₆, ¹⁶/₂₄ or ⁸/₃₂
- Selectable multiplex rates: 1:8, 1:16, 1:24 or 1:32
- Externally selectable bias configuration, 5 or 6 levels
- 1280-bit RAM for display data storage and scratch pad
- Display memory bank switching
- Auto-incremented data loading across hardware subaddress boundaries (with PCF8579)
- Provides display synchronization for PCF8579
- On-chip oscillator, requires only 1 external resistor
- Power-On Reset (POR) blanks display
- Logic voltage supply range 2.5 V to 6 V
- Maximum LCD supply voltage 9 V
- Low power consumption
- I²C-bus interface
- Compatible with most microcontrollers
- Optimized pinning for single plane wiring in multiple device applications (with PCF8579)
- Space saving 56-lead small outline package and 64 pin quad flat pack

^{1.} The definition of the abbreviations and acronyms used in this data sheet can be found in <u>Section 15</u>.



LCD row/column driver for dot matrix graphic displays

3. Applications

- Automotive information systems
- Telecommunication systems
- Point-of-sale terminals
- Industrial computer terminals
- Instrumentation

4. Ordering information

Table 1.Ordering information

Type number	Package						
	Name	Description	Version				
PCF8578T/1	VSO56	plastic very small outline package; 56 leads	SOT190-1				
PCF8578H/1	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4 \text{ mm}^{1}$	SOT314-2				
PCF8578HT/1	TQFP64	plastic thin quad flat package; 64 leads; body $10 \times 10 \times 1.0$ mm	SOT357-1				


[1] Should not be used for new designs.

5. Marking

Table 2.	Marking codes		
Type num	ber	Marking code	
PCF85781	Г/1	PCF8578T	
PCF8578H	H/1	PCF8578H	
PCF8578H	HT/1	PCF8578HT	


LCD row/column driver for dot matrix graphic displays

6. Block diagram




7. Pinning information


7.1 Pinning



LCD row/column driver for dot matrix graphic displays



LCD row/column driver for dot matrix graphic displays



7.2 Pin description

Symbol	Pin		Description		
	VSO56	LQFP64, TQFP64			
SDA	1	7	I ² C-bus serial data input/output		
SCL	2	8	I ² C-bus serial clock input		
SYNC	3	9	cascade synchronization output		
CLK	4	10	external clock input/output		
V _{SS}	5	11	ground		
TEST ^[1]	6	12	test pin		
SA0	7	13	I ² C-bus slave address input (bit 0)		
OSC	8	16	oscillator input		
V _{DD}	9	20	supply voltage		
V_2 to V_5	10 to 13	21 to 24	LCD bias voltage inputs		
V _{LCD}	14	25	LCD supply voltage		
n.c.	15, 16	14, 15, 17 to 19, 26 to 28, 36, 47	not connected		
C39 to C32	17 to 24	29 to 35, 37	LCD column driver outputs		
R31/C31 to R8/C8	25 to 48	38 to 46, 48 to 62	LCD row and column driver outputs		
R7 to R0	49 to 56	63, 64, 1 to 6	LCD row driver outputs		

[1] The TEST pin must be connected to V_{SS} .

PCF8578_6 Product data sheet

8. Functional description

8.1 Display configurations

The PCF8578 row and column driver is designed for use in one of three ways:

- Stand-alone row and column driver for small displays (mixed mode)
- Row and column driver with cascaded PCF8579s (mixed mode)
- Row driver with cascaded PCF8579s (mixed mode and row mode)

Applicatio	Multiplex rate	Mixed mode		Row mo	de	Typical applications	
n		Rows	Columns	Rows	Columns		
stand alone	1:8	8	32	-	-	small digital or alphanumeric displays	
	1:16	16	24	-	-		
	1:24	24	16	-	-	-	
	1:32	32	8	-	-	-	
with	1:8	8 <mark>[1]</mark>	632 <mark>11</mark>	8×4[2]	640 <mark>[2]</mark>	alphanumeric displays	
PCF8579	1:16	16 <mark>1]</mark>	624 <mark>[1]</mark>	16 × 2 ^[2]	640 <mark>[2]</mark>	and dot matrix graphi – displays	
	1:24	24 <mark>1]</mark>	616 <mark>11</mark>	24 <mark>[2]</mark>	640 <mark>[2]</mark>	aispiays	
	1:32	32 <mark>1]</mark>	608 <mark>[1]</mark>	32 <mark>[2]</mark>	640 <mark>[2]</mark>		

Table 4. Possible display configurations

[1] Using 15 PCF8579s.

[2] Using 16 PCF8579s.

In mixed mode, the device functions as both a row and column driver. It can be used in small stand-alone applications, or for larger displays with up to 15 PCF8579s (31 PCF8579s when two slave addresses are used). See <u>Table 4</u> for common display configurations.

In row mode, the device functions as a row driver with up to 32 row outputs and provides the clock and synchronization signals for the PCF8579. Up to 16 PCF8579s can normally be cascaded (32 when two slave addresses are used).

Timing signals are derived from the on-chip oscillator, whose frequency is determined by the value of the resistor connected between pin OSC and pin V_{SS} .

Five commands are available to configure and control the operation of the device. Communication is made via a two-line bidirectional I²C-bus. The device may have one of two slave addresses. The only difference between these slave addresses is the least significant bit, which is set by the logic level applied to SA0. The PCF8578 and PCF8579 have different subaddresses. The subaddress of the PCF8578 is only defined in mixed mode and is fixed at 0111 100 (see Section 8.8.7 on page 19). The RAM may only be accessed in mixed mode and data is loaded as described for the PCF8579.

Bias levels may be generated by an external potential divider with appropriate decoupling capacitors. For large displays, bias sources with high drive capability should be used. A typical mixed mode system operating with up to 15 PCF8579s is shown in Figure 5 (a stand-alone system would be identical but without the PCF8579).

LCD DISPLAY 40 - n columns n rows V_{DD} V_{DD} 40 R1 columns С V_2 ╢ R2 С ╢ V₃ V_{DD} – V_{DD} HOST R3 V_{LCD} -MICROCONTROLLER С V_{LCD} PCF8578 PCF8579 V_4 V_{SS} -V_{SS} SCL V_{SS}/V_{DD} – R2 SA0 С SDA SDA SCL CLK SYNC V4 V₃ V_5 ╢ R1 С VLCD SA0 - V_{SS}/V_{DD} V_{SS} OSC -VLCD V_{SS} Rext(OSC) SDA SCL CLK SYNC

LCD row/column driver for dot matrix graphic displays

PCF8578

A0

A1

A2

A3

subaddress 1

_____ msa843

 V_{SS}/V_{DD}

NXP Semiconductors

Fig 5. Typical mixed mode configuration

Rev. 06 - 5 May 2009

© NXP B.V. 2009. All rights reserved. 9 of 46

PCF8578_6 Product data sheet

<u>Table 5</u> shows the relative values of the resistors required in the configuration of <u>Figure 5</u> to produce the standard multiplex rates.

Resistors	Multiplex rate (1:n)			
	n = 8	n = 16, 24, 32		
R1	R	R		
R2	$(\sqrt{n}-2)R$	R		
R3	$(3-\sqrt{n})R$	$(\sqrt{n}-3)R$		

Table 5.Multiplex rates and resistor values for Figure 5

8.2 Power-on reset

At power-on the PCF8578 resets to a defined starting condition as follows:

- 1. Display blank
- 2. 1:32 multiplex rate, row mode
- 3. Start bank 0 selected
- 4. Data pointer is set to X, Y address 0, 0
- 5. Character mode
- 6. Subaddress counter is set to 0
- 7. I²C-bus interface is initialized

Remark: Do not transfer data on the I^2 C-bus for at least 1 ms after power-on to allow the reset action to complete.

8.3 Multiplexed LCD bias generation

The bias levels required to produce maximum contrast depend on the multiplex rate and the LCD threshold voltage (V_{th}). V_{th} is typically defined as the RMS voltage at which the LCD exhibits 10 % contrast. Table 6 shows the optimum voltage bias levels and Table 7 the discrimination ratios (D) for the different multiplex rates as functions of V_{oper} .

$$V_{oper} = V_{DD} - V_{LCD} \tag{1}$$

The RMS on-state voltage $(V_{on(RMS)})$ for the LCD is calculated with the equation

$$V_{on(RMS)} = V_{oper} \sqrt{\frac{1}{n} + \frac{\sqrt{n-1}}{n(\sqrt{n+1})}}$$
(2)

and the RMS off-state voltage $(V_{off(RMS)})$ with the equation

$$V_{off(RMS)} = V_{oper} \sqrt{\frac{2(\sqrt{n-1})}{\sqrt{n}(\sqrt{n+1})^2}}$$
(3)

where the values for n are determined by the multiplex rate (1:n). Valid values for n are:

- n = 8 for 1:8 multiplex
- n = 16 for 1:16 multiplex
- n = 24 for 1:24 multiplex
- n = 32 for 1:32 multiplex

Table 6. Optimum LCD voltages


Bias ratios	Multiplex rate			
	1:8	1:16	1:24	1:32
$\frac{V_2}{V_{oper}}$	0.739	0.800	0.830	0.850
$\frac{V_3}{V_{oper}}$	0.522	0.600	0.661	0.700
$rac{V_4}{V_{oper}}$	0.478	0.400	0.339	0.300
$\frac{V_5}{V_{oper}}$	0.261	0.200	0.170	0.150

Table 7.Discrimination ratios


Discrimination	Multiplex rate	Multiplex rate							
ratios	1:8	1:16	1:24	1:32					
$\frac{V_{off(RMS)}}{V_{oper}}$	0.297	0.245	0.214	0.193					
$\frac{V_{on(RMS)}}{V_{oper}}$	0.430	0.316	0.263	0.230					
$D = \frac{V_{on(RMS)}}{V_{off(RMS)}}$	1.447	1.291	1.230	1.196					
$\frac{V_{oper}}{V_{th}}$	3.370	4.080	4.680	5.190					

Figure 6 shows the values of Table 6 as graphs.

LCD row/column driver for dot matrix graphic displays



LCD row/column driver for dot matrix graphic displays




8.4 LCD drive mode waveforms

NXP Semiconductors

PCF8578


LCD row/column driver for dot matrix graphic displays



NXP Semiconductors

PCF8578


LCD row/column driver for dot matrix graphic displays



8.5 Oscillator

8.5.1 Internal clock

The clock signal for the system may be generated by the internal oscillator and prescaler. The frequency is determined by the value of the resistor $R_{ext(OSC)}$, see Figure 10. For normal use a value of 330 k Ω is recommended. The clock signal, for cascaded PCF8579s, is output at CLK and has a frequency of $1/_6$ (multiplex rate 1:8, 1:16 and 1:32) or $1/_8$ (multiplex rate 1:24) of the oscillator frequency.



8.5.2 External clock

If an external clock is used, OSC must be connected to V_{DD} and the external clock signal to CLK. Table 8 summarizes the nominal CLK and \overline{SYNC} frequencies.

Oscillator frequency, f _{osc} (Hz) ^[2]	Frame frequency, f _{fr} (Hz)	Multiplex rate, (1:n)	Division ratio	Clock frequency, f _{clk} (Hz)
12288	64	1:8, 1:16, 1:32	6	2048
12288	64	1:24	8	1536

Table 8.	Signal frequencies	required for nom	inal 64 Hz frame frequency ^[1]
----------	--------------------	------------------	---

[1] A clock signal must always be present, otherwise the LCD may be frozen in a DC state.

 $\label{eq:Rext(OSC)} [2] \quad \mathsf{R}_{ext(OSC)} = 330 \ \text{k}\Omega.$

8.6 Timing generator

The timing generator of the PCF8578 organizes the internal data flow of the device and generates the LCD frame synchronization pulse SYNC, whose period is an integer multiple of the clock period. In cascaded applications, this signal maintains the correct timing relationship between the PCF8578 and PCF8579s in the system.

8.7 Row and column drivers

Outputs R0 to R7 and C32 to C39 are fixed as row and column drivers respectively. The remaining 24 outputs R8/C8 to R31/C31 are programmable and may be configured (in blocks of 8) to be either row or column drivers. The row select signal is produced sequentially at each output from R0 up to the number defined by the multiplex rate (see Table 4). In mixed mode the remaining outputs are configured as columns. In row mode all programmable outputs (R8/C8 to R31/C31) are defined as row drivers and the outputs C32 to C39 should be left open-circuit.

Using a 1:16 multiplex rate, two sets of row outputs are driven, thus facilitating split-screen configurations, i.e. a row select pulse appears simultaneously at R0 and R16/C16, R1 and R17/C17 etc. Similarly, using a multiplex rate of 1:8, four sets of row outputs are driven simultaneously. Driver outputs must be connected directly to the LCD. Unused outputs should be left open circuit.

Depending on the multiplex rate the following outputs are rows:

- In MUX 1:8 R0 to R7
- In MUX 1:16 R0 to R15/C15
- In MUX 1:24 R0 to R23/C23
- In MUX 1:32 R0 to R31/C31

The configuration of the outputs (row or column) and the selection of the appropriate driver waveforms are controlled by the display mode controller.

8.8 Characteristics of the I²C-bus

The l²C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a Serial Data Line (SDA) and a Serial Clock Line (SCL) which must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

8.8.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this moment will be interpreted as control signals.

8.8.2 START and STOP conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH, is defined as the STOP condition (P).


8.8.3 System configuration


A device transmitting a message is a transmitter, a device receiving a message is the receiver. The device that controls the message flow is the master and the devices which are controlled by the master are the slaves.

8.8.4 Acknowledge


The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal the end of a data transmission to the transmitter by **not** generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.







LCD row/column driver for dot matrix graphic displays



8.8.5 I²C-bus controller

The I²C-bus controller detects the I²C-bus protocol, slave address, commands and display data bytes. It performs the conversion of the data input (serial-to-parallel) and the data output (parallel-to-serial). The PCF8578 acts as an I²C-bus slave transmitter/receiver in mixed mode, and as a slave receiver in row mode. A slave device cannot control bus communication.

8.8.6 Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

8.8.7 I²C-bus protocol

Two 7-bit slave addresses (0111 100 and 0111 101) are reserved for both the PCF8578 and PCF8579. The least significant bit of the slave address is set by connecting input SA0 to either logic 0 (V_{SS}) or logic 1 (V_{DD}). Therefore, two types of PCF8578 or PCF8579 can be distinguished on the same I²C-bus which allows:

- 1. One PCF8578 to operate with up to 32 PCF8579s on the same I²C-bus for very large applications.
- 2. The use of two types of LCD multiplex schemes on the same I²C-bus.

In most applications the PCF8578 will have the same slave address as the PCF8579.


The I²C-bus protocol is shown in <u>Figure 15</u>. All communications are initiated with a START condition (S) from the I²C-bus master, which is followed by the desired slave address and read/write bit. All devices with this slave address acknowledge in parallel. All other devices ignore the bus transfer.

In WRITE mode (indicated by setting the read/write bit LOW) one or more commands follow the slave address acknowledgement. The commands are also acknowledged by all addressed devices on the bus. The last command must clear the continuation bit C. After the last command a series of data bytes may follow. The acknowledgement after each byte is made only by the (A0, A1, A2 and A3) addressed PCF8579 or PCF8578 with its implicit subaddress 0. After the last data byte has been acknowledged, the I²C-bus master issues a STOP condition (P).

NXP Semiconductors

PCF8578

LCD row/column driver for dot matrix graphic displays



In READ mode, indicated by setting the read/write bit HIGH, data bytes may be read from the RAM following the slave address acknowledgement. After this acknowledgement the master transmitter becomes a master receiver and the PCF8578 becomes a slave transmitter. The master receiver must acknowledge the reception of each byte in turn. The

master receiver must signal an end of data to the slave transmitter, by not generating an acknowledge on the last byte clocked out of the slave. The slave transmitter then leaves the data line HIGH, enabling the master to generate a STOP condition (P).

Display bytes are written into, or read from the RAM at the address specified by the data pointer and subaddress counter. Both the data pointer and subaddress counter are automatically incremented, enabling a stream of data to be transferred either to, or from the intended devices.

In multiple device applications, the hardware subaddress pins of the PCF8579s (A0 to A3) are connected to V_{SS} or V_{DD} to represent the desired hardware subaddress code. If two or more devices share the same slave address, then each device **must** be allocated to a unique hardware subaddress.

8.9 Display RAM

The PCF8578 contains a 32 × 40-bit static RAM which stores the display data. The RAM is divided into 4 banks of 40 bytes ($4 \times 8 \times 40$ bits). During RAM access, data is transferred to and from the RAM via the l²C-bus. The first eight columns of data (0 to 7) cannot be displayed but are available for general data storage and provide compatibility with the PCF8579. There is a direct correspondence between X-address and column output number.

8.9.1 Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This allows an individual data byte or a series of data bytes to be written into, or read from, the display RAM, controlled by commands sent on the I²C-bus.

8.9.2 Subaddress counter

The storage and retrieval of display data is dependent on the content of the subaddress counter. Storage takes place only when the contents of the subaddress counter match with the hardware subaddress. The hardware subaddress of the PCF8578, valid in mixed mode only, is fixed at 0000.

8.10 Command decoder

The command decoder identifies command bytes that arrive on the I²C-bus.

The five commands available to the PCF8578 are defined in Table 9.

Command	Ope	peration code						Reference	
Bit	7	6	5	4	3	2	1	0	
set-mode	С	1	0	Т	E[1:0]	M[1:0]		Table 11
set-start-bank	С	1	1	1	1	1	B[1:0]		Table 12
device-select	С	1	1	0	A[3:0]			Table 13
RAM-access	С	1	1	1	G[1:0)]	Y[1:0]		Table 14
load-X-address	С	0	X[5:0) [Table 15

Table 9. Definition of PCF8578 commands

The most-significant bit of a command is the continuation bit C (see <u>Table 10</u> and <u>Figure 16</u>). Commands are transferred in WRITE mode only.

Table 10.	C bit des	cription	
Bit	Symbol	Value	Description
7	С		continue bit
		0	last control byte in the transfer; next byte will be regarded as display data
		1	control bytes continue; next byte will be a command too




Table 11. Set-mode - command bit description

Bit	Symbol	Value	Description
7	С	0, 1	see Table 10
6, 5	-	10	fixed value
4	Т		display mode
		0	row mode
		1	mixed mode
3, 2	E[1:0]		display status
		00	blank
		01	normal
		10	all segments on
		11	inverse video
1,0	M[1:0]		LCD drive mode
		01	1:8 MUX (8 rows)
		10	1:16 MUX (16 rows)
		11	1:24 MUX (24 rows)
		00	1:32 MUX (32 rows)

Table 12.	Set-start-bank - command bit description		
Bit	Symbol	Value	Description
7	С	0, 1	see Table 10
6 to 2	-	11111	fixed value
1, 0	B[1:0]		start bank pointer (see Figure 20)[1]
		00	bank 0
		01	bank 1
		10	bank 2
		11	bank 3

able 10 Cet et ut honle and hit description

[1] Useful for scrolling, pseudo-motion and background preparation of new display content.

Table 13.	Device-select - command bit description			
Bit	Symbol	Value	Description	
7	С	0, 1	see <u>Table 10</u>	
6 to 4	-	110	fixed value	
3 to 0	A[3:0]	0 to 15[1]	hardware subaddress; 4 bit binary value; transferred to the subaddress counter to define one of sixteen hardware subaddresses	

[1] Values shown in decimal.

Table 14.	RAM-access - command bit description		
Bit	Symbol	Value	Description
7	С	0, 1	see <u>Table 10</u>
6 to 4	-	111	fixed value
3, 2	G[1:0]		RAM access mode;
			defines the auto-increment behavior of the address for RAM access (see Figure 18)
		00	character
		01	half-graphic
		10	full-graphic
		11	not allowed ^[1]
1,0	Y[1:0]	0 to 3 ^[2]	RAM row address;
			two bits of immediate data, transferred to the Y-address pointer to define one of four display RAM rows (see <u>Figure 17</u>)

Table 14. BAM-access - command bit description


[1] See operation code for set-start-bank in Table 12.

[2] Values shown in decimal.

Table 15.	Load-X-address - command bit description		
Bit	Symbol	Value	Description
7	С	0, 1	see Table 10
6	-	0	fixed value
5 to 0	X[5:0]	0 to 39 <u>[1]</u>	RAM column address; six bits of immediate data, transferred to the X-address pointer to define one of forty display RAM columns (see Figure 17)

[1] Values shown in decimal.

RAM access 8.11



RAM operations are only possible when the PCF8578 is in mixed mode. In this event its hardware subaddress is internally fixed at 0000 and the hardware subaddresses of any PCF8579 used in conjunction with the PCF8578 must start at 0001.

There are three RAM-access modes:

- Character
- · Half-graphic
- · Full-graphic

These modes are specified by the bits G[1:0] of the RAM-access command. The RAM-access command controls the order in which data is written to or read from the RAM (see Figure 18).

To store RAM data, the user specifies the location into which the first byte will be loaded (see Figure 19):


- · Device subaddress (specified by the device-select command)
- RAM X-address (specified by the bits X[5:0] of the load-X-address command)
- RAM bank (specified by the bits Y[1:0] of the RAM-access command)

Subsequent data bytes will be written or read according to the chosen RAM-access mode. Device subaddresses are automatically incremented between devices until the last device is reached. If the last device has subaddress 15, further display data transfers will lead to a wrap-around of the subaddress to 0.

PCF8578_6 Product data sheet

Rev. 06 - 5 May 2009

© NXP B.V. 2009. All rights reserved. 25 of 46



Semiconductors

NXP

PCF8578