

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# **PCF8579**

# LCD column driver for dot matrix graphic displays

Rev. 05 — 11 May 2009

**Product data sheet** 

## 1. General description

The PCF8579 is a low power CMOS¹ LCD column driver, designed to drive dot matrix graphic displays at multiplex rates of 1:8, 1:16, 1:24 or 1:32. The device has 40 outputs and can drive  $32 \times 40$  dots in a 32 row multiplexed LCD. Up to 16 PCF8579s can be cascaded and up to 32 devices may be used on the same l²C-bus (using the two slave addresses). The device is optimized for use with the PCF8578 LCD row/column driver. Together these devices form a general purpose LCD dot matrix driver chip set, capable of driving displays of up to 40960 dots. The PCF8579 is compatible with most microcontrollers and communicates via a two-line bidirectional bus (l²C-bus). To allow partial  $V_{DD}$  shutdown the ESD protection system of the SCL and SDA pins does not use a diode connected to  $V_{DD}$ . Communication overhead is minimized by a display RAM with auto-incremented addressing and display bank switching.

#### 2. Features

- LCD column driver
- Used in conjunction with the PCF8578, this device forms part of a chip set capable of driving up to 40960 dots
- 40 column outputs
- Selectable multiplex rates; 1:8, 1:16, 1:24 or 1:32
- Externally selectable bias configuration, 5 or 6 levels
- Easily cascadable for large applications (up to 32 devices)
- 1280-bit RAM for display data storage
- Display memory bank switching
- Auto-incremented data loading across hardware subaddress boundaries (with PCF8578)
- Power-On Reset (POR) blanks display
- Logic voltage supply range 2.5 V to 6 V
- Maximum LCD supply voltage 9 V
- Low power consumption
- I<sup>2</sup>C-bus interface
- Compatible with most microcontrollers
- Optimized pinning for single plane wiring in multiple device applications (with PCF8578)
- Space saving 56-lead small outline package and 64-pin quad flat pack

<sup>1.</sup> The definition of the abbreviations and acronyms used in this data sheet can be found in Section 15.



## LCD column driver for dot matrix graphic displays

# 3. Applications

- Automotive information systems
- Telecommunication systems
- Point-of-sale terminals
- Industrial computer terminals
- Instrumentation

# 4. Ordering information

Table 1. Ordering information

Type number	Package						
	Name	Description	Version				
PCF8579T/1	VSO56	plastic very small outline package; 56 leads	SOT190-1				
PCF8579H/1	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4 \text{ mm}^{\boxed{11}}$	SOT314-2				
PCF8579HT/1	TQFP64	plastic thin quad flat package; 64 leads; body $10 \times 10 \times 1.0$ mm	SOT357-1				

<sup>[1]</sup> Should not be used for new designs.


## 5. Marking

Table 2. Marking codes

Type number	Marking code
PCF8579T/1	PCF8579T
PCF8579H/1	PCF8579H
PCF8579HT/1	PCF8579HT

## LCD column driver for dot matrix graphic displays


## 6. Block diagram





LCD column driver for dot matrix graphic displays

## 7. Pinning information

## 7.1 Pinning







#### LCD column driver for dot matrix graphic displays

## 7.2 Pin description

Table 3. Pin description

Symbol	Pin		Description
	VSO56 LQFP64, TQFP64		
SDA	1	7	I <sup>2</sup> C-bus serial data input/output
SCL	2	8	I <sup>2</sup> C-bus serial clock input
SYNC	3	9	cascade synchronization output
CLK	4	10	external clock input/output
$V_{SS}$	5	11	ground
TEST[1]	6	12	test pin
SA0	7	13	I <sup>2</sup> C-bus slave address input (bit 0)
A3 to A0	8 to 11	14, 16 to 18	I <sup>2</sup> C-bus subaddress inputs
$V_{DD}$	12	20	supply voltage
n.c.[2]	13	15, 19, 21, 25 to 29, 34	not connected
$V_3$ , $V_4$	14, 15	22, 23	LCD bias voltage inputs
$V_{LCD}$	16	24	LCD supply voltage
C39 to C0	17 to 56	30 to 33, 35 to 64, 1 to 6	LCD column driver outputs

<sup>[1]</sup> The TEST pin must be connected to V<sub>SS</sub>.

## 8. Functional description

The PCF8579 column driver is designed for use with the PCF8578. Together they form a general purpose LCD dot matrix chip set.

Typically up to 16 PCF8579s may be used with one PCF8578 (examples of cascading the devices see <u>Table 16</u>, <u>Figure 21</u>, <u>Figure 22</u>, <u>Figure 23</u> and <u>Figure 24</u>). Each of the PCF8579s is identified by a unique 4-bit hardware subaddress, set by pins A0 to A3. The PCF8578 can operate with up to 32 PCF8579s when using two I<sup>2</sup>C-bus slave addresses. The two slave addresses are set by the logic level on input SA0.

## 8.1 Power-on reset

At power-on the PCF8579 resets to a defined starting condition as follows:

- 1. Display blank (in conjunction with PCF8578)
- 2. 1:32 multiplex rate
- 3. Start bank 0 selected
- 4. Data pointer is set to X, Y address 0, 0
- 5. Character mode
- 6. Subaddress counter is set to 0
- 7. I<sup>2</sup>C-bus interface is initialized

<sup>[2]</sup> Do not connect, these pins are reserved.

#### LCD column driver for dot matrix graphic displays

**Remark:** Do not transfer data on the I<sup>2</sup>C-bus for at least 1 ms after power-on to allow the reset action to complete.

## 8.2 Multiplexed LCD bias generation

The bias levels required to produce maximum contrast depend on the multiplex rate and the LCD threshold voltage ( $V_{th}$ ).  $V_{th}$  is typically defined as the RMS voltage at which the LCD exhibits 10 % contrast. Table 4 shows the optimum voltage bias levels and Table 5 the discrimination ratios (D) for the different multiplex rates as functions of  $V_{oper}$ .

$$V_{oper} = V_{DD} - V_{LCD} \tag{1}$$

The RMS on-state voltage (Von(RMS)) for the LCD is calculated with the equation

$$V_{on(RMS)} = V_{oper} \sqrt{\frac{1}{n} + \frac{\sqrt{n-1}}{n(\sqrt{n+1})}}$$
 (2)

and the RMS off-state voltage ( $V_{\text{off(RMS)}}$ ) with the equation

$$V_{off(RMS)} = V_{oper} \sqrt{\frac{2(\sqrt{n} - 1)}{\sqrt{n(\sqrt{n} + 1)^2}}}$$
(3)

where the values for n are determined by the multiplex rate (1:n). Valid values for n are:

n = 8 for 1:8 multiplex

n = 16 for 1:16 multiplex

n = 24 for 1:24 multiplex

n = 32 for 1:32 multiplex


Table 4. Optimum LCD voltages

Bias ratios	Multiplex rate	Multiplex rate						
	1:8	1:16	1:24	1:32				
$\frac{V_2}{V_{oper}}$	0.739	0.800	0.830	0.850				
$\frac{V_3}{V_{oper}}$	0.522	0.600	0.661	0.700				
$rac{{V_4}}{{V_{oper}}}$	0.478	0.400	0.339	0.300				
$rac{{V_5}}{{V_{oper}}}$	0.261	0.200	0.170	0.150				

Table 5. Discrimination ratios


Discrimination	Multiplex rate						
ratios	1:8	1:16	1:24	1:32			
$\frac{V_{off(RMS)}}{V_{oper}}$	0.297	0.245	0.214	0.193			
$\frac{V_{on(RMS)}}{V_{oper}}$	0.430	0.316	0.263	0.230			
$D = \frac{V_{on(RMS)}}{V_{off(RMS)}}$	1.447	1.291	1.230	1.196			
$rac{V_{oper}}{V_{th}}$	3.370	4.080	4.680	5.190			


Figure 5 shows the values of Table 4 as graphs.




## LCD column driver for dot matrix graphic displays

## 8.3 LCD drive mode waveforms







## LCD column driver for dot matrix graphic displays

## 8.4 Timing generator

The timing generator of the PCF8579 organizes the internal data flow from the RAM to the display drivers. An external synchronization pulse  $\overline{\text{SYNC}}$  is received from the PCF8578. This signal maintains the correct timing relationship between cascaded devices.

#### 8.5 Column drivers

Outputs C0 to C39 are column drivers which must be connected to the LCD. Unused outputs should be left open-circuit.

#### 8.6 Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a Serial Data Line (SDA) and a Serial Clock Line (SCL) which must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

#### 8.6.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this moment will be interpreted as control signals.

#### 8.6.2 START and STOP conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH, is defined as the STOP condition (P).


## 8.6.3 System configuration


A device transmitting a message is a transmitter, a device receiving a message is the receiver. The device that controls the message flow is the master and the devices which are controlled by the master are the slaves.


#### 8.6.4 Acknowledge

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal the end of a data transmission to the transmitter by **not** generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.









## LCD column driver for dot matrix graphic displays

#### 8.6.5 I<sup>2</sup>C-bus controller

The  $I^2C$ -bus controller detects the  $I^2C$ -bus protocol, slave address, commands and display data bytes. It performs the conversion of the data input (serial-to-parallel) and the data output (parallel-to-serial). The PCF8579 acts as an  $I^2C$ -bus slave transmitter/receiver. Device selection depends on the  $I^2C$ -bus slave address, the hardware subaddress and the commands transmitted.

### 8.6.6 Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

### 8.6.7 I<sup>2</sup>C-bus protocol

Two 7-bit slave addresses (0111100 and 0111101) are reserved for both the PCF8578 and PCF8579. The least significant bit of the slave address is set by connecting input SA0 to either logic 0 ( $V_{SS}$ ) or logic 1 ( $V_{DD}$ ). Therefore, two types of PCF8578 or PCF8579 can be distinguished on the same I<sup>2</sup>C-bus which allows:

- 1. One PCF8578 to operate with up to 32 PCF8579s on the same I<sup>2</sup>C-bus for very large applications (see Table 16).
- 2. The use of two types of LCD multiplex schemes on the same I<sup>2</sup>C-bus.

In most applications the PCF8578 will have the same slave address as the PCF8579.

The I<sup>2</sup>C-bus protocol is shown in <u>Figure 13</u>. All communications are initiated with a START condition (S) from the I<sup>2</sup>C-bus master, which is followed by the desired slave address and read/write bit. All devices with this slave address acknowledge in parallel. All other devices ignore the bus transfer.


In WRITE mode (indicated by setting the read/write bit LOW) one or more commands follow the slave address acknowledgement. The commands are also acknowledged by all addressed devices on the bus. The last command must clear the continuation bit C. After the last command a series of data bytes may follow. The acknowledgement after each byte is made only by the (A0, A1, A2 and A3) addressed PCF8579 or PCF8578 with its implicit subaddress 0. After the last data byte has been acknowledged, the I<sup>2</sup>C-bus master issues a STOP condition (P).


In READ mode, indicated by setting the read/write bit HIGH, data bytes may be read from the RAM following the slave address acknowledgement. After this acknowledgement the master transmitter becomes a master receiver and the PCF8579 becomes a slave transmitter. The master receiver must acknowledge the reception of each byte in turn. The master receiver must signal an end of data to the slave transmitter, by not generating an acknowledge on the last byte clocked out of the slave. The slave transmitter then leaves the data line HIGH, enabling the master to generate a STOP condition (P).

Display bytes are written into, or read from the RAM at the address specified by the data pointer and subaddress counter. Both the data pointer and subaddress counter are automatically incremented, enabling a stream of data to be transferred either to, or from the intended devices.


#### LCD column driver for dot matrix graphic displays

In multiple device applications, the hardware subaddress pins of the PCF8579s (A0 to A3) are connected to  $V_{SS}$  or  $V_{DD}$  to represent the desired hardware subaddress code. If two or more devices share the same slave address, then each device **must** be allocated a unique hardware subaddress.





b. Master reads after sending command string (write commands; read data)



c. Master reads slave immediately after sending slave address (read mode)

Fig 13. I<sup>2</sup>C-bus protocol

#### LCD column driver for dot matrix graphic displays

### 8.7 Display RAM

The PCF8579 contains a  $32 \times 40$ -bit static RAM which stores the display data. The RAM is divided into 4 banks of 40 bytes ( $4 \times 8 \times 40$  bits). During RAM access, data is transferred to or from the RAM via the  $I^2$ C-bus.

## 8.7.1 Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This allows an individual data byte or a series of data bytes to be written into, or read from, the display RAM, controlled by commands sent on the  $I^2$ C-bus.

#### 8.7.2 Subaddress counter

The storage and retrieval of display data is dependent on the content of the subaddress counter. Storage and retrieval take place only when the contents of the subaddress counter matches with the hardware subaddress at pins A0, A1, A2 and A3.

#### 8.8 Command decoder

The command decoder identifies command bytes that arrive on the I<sup>2</sup>C-bus.

The five commands available to the PCF8579 are defined in Table 6.

Table 6. Definition of PCF8579 commands

Command	Opera	Operation code							Reference
Bit	7	6	5	4	3	2	1	0	
set-mode	С	1	0	Т	E[1:0]		M[1:0]		Table 8
set-start-bank	С	1	1	1	1	1	B[1:0]		Table 9
device-select	С	1	1	0	A[3:0]	•			Table 10
RAM-access	С	1	1	1	G[1:0]		Y[1:0]		Table 11
load-X-address	С	0	X[5:0]	•	•		•		Table 12

The most-significant bit of a command is the continuation bit C (see <u>Table 7</u> and Figure 14). Commands are transferred in WRITE mode only.

Table 7. C bit description

Bit	Symbol	Value	Description
7	С		continue bit
		0	last control byte in the transfer; next byte will be regarded as display data
		1	control bytes continue; next byte will be a command too




Table 8. Set-mode - command bit description

Bit	Symbol	Value	Description
7	С	0, 1	see Table 7
6, 5	-	10	fixed value
4 T	T		display mode
	0	PCF8578 row only	
		1	PCF8578 mixed mode
3, 2 E[1:0]	E[1:0]		display status
		00	blank
		01	normal
		10	all segments on
		11	inverse video
1, 0	M[1:0]		LCD drive mode
		01	1:8 MUX (8 rows)
		10	1:16 MUX (16 rows)
		11	1:24 MUX (24 rows)
		00	1:32 MUX (32 rows)

Table 9. Set-start-bank - command bit description

			•
Bit	Symbol	Value	Description
7	С	0, 1	see <u>Table 7</u>
6 to 2	-	11111	fixed value
1, 0 B[1:0]		start bank pointer (see Figure 18)[1]	
		00	bank 0
		01	bank 1
	10	bank 2	
		11	bank 3

<sup>[1]</sup> Useful for scrolling, pseudo-motion and background preparation of new display content.

Table 10. Device-select - command bit description

Bit	Symbol	Value	Description
7	С	0, 1	see <u>Table 7</u>
6 to 4	-	110	fixed value
3 to 0	A[3:0]	0 to 15[1]	hardware subaddress; 4 bit binary value; transferred to the subaddress counter to define one of sixteen hardware subaddresses

<sup>[1]</sup> Values shown in decimal.

Table 11. RAM-access - command bit description

Bit	Symbol	Value	Description
7	С	0, 1	see <u>Table 7</u>
6 to 4	-	111	fixed value
3, 2	G[1:0]		RAM access mode;
		defines the auto-increment behavior of the address for RAM access (see Figure 17)	
	00	character	
		01	half-graphic
		10	full-graphic
		11	not allowed[1]
1, 0	Y[1:0]	0 to 3[2]	RAM row address;
			two bits of immediate data, transferred to the Y-address pointer to define one of four display RAM rows (see Figure 15)

<sup>[1]</sup> See operation code for set-start-bank in Table 9.

Table 12. Load-X-address - command bit description


Bit	Symbol	Value	Description
7	С	0, 1	see <u>Table 7</u>
6	-	0	fixed value
5 to 0	X[5:0]	0 to 39[1]	RAM column address;
			six bits of immediate data, transferred to the X-address pointer to define one of forty display RAM columns (see Figure 15)

<sup>[1]</sup> Values shown in decimal.

<sup>[2]</sup> Values shown in decimal.

#### LCD column driver for dot matrix graphic displays

#### 8.9 RAM access



There are three RAM-access modes:

- Character
- · Half-graphic
- · Full-graphic


These modes are specified by the bits G[1:0] of the RAM-access command. The RAM-access command controls the order in which data is written to or read from the RAM (see Figure 17).

To store RAM data, the user specifies the location into which the first byte will be loaded (see Figure 16):

- Device subaddress (specified by the device-select command)
- RAM X-address (specified by the bits X[5:0] of the load-X-address command)
- RAM bank (specified by the bits Y[1:0] of the RAM-access command)

Subsequent data bytes will be written or read according to the chosen RAM-access mode. Device subaddresses are automatically incremented between devices until the last device is reached. If the last device has subaddress 15, further display data transfers will lead to a wrap-around of the subaddress to 0.

LCD column driver for dot matrix graphic displays




Rev. 05

11 May 2009

## LCD column driver for dot matrix graphic displays

## 8.9.1 Display control

The display is generated by continuously shifting rows of RAM data to the dot matrix LCD via the column outputs. The number of rows scanned depends on the multiplex rate set by bits M[1:0] of the set-mode command.



PCF8579\_5 © NXP B.V. 2009. All rights reserved.

## LCD column driver for dot matrix graphic displays

The display status (all dots on or off and normal or inverse video) is set by the bits E[1:0] of the set-mode command. For bank switching, the RAM bank corresponding to the top of the display is set by the bits B[1:0] of the set-start-bank command. This is shown in Figure 18. This feature is useful when scrolling in alphanumeric applications.

## 9. Limiting values

**Table 13.** Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+8.0	V
$V_{LCD}$	LCD supply voltage		V <sub>DD</sub> – 11	+8.0	V
V <sub>I</sub>	input voltage	V <sub>DD</sub> related; on pins SDA, SCL, CLK, TEST, SA0 and OSC	-0.5	+8.0	V
		$V_{LCD}$ related; $V_3$ and $V_4$	V <sub>DD</sub> – 11	+8.0	V
V <sub>O</sub>	output voltage	$V_{DD}$ related; $\overline{SYNC}$ and CLK	-0.5	+8.0	V
		V <sub>LCD</sub> related; R0 to R7, R8/C8 to R31/C31 and C32 to C39	V <sub>DD</sub> – 11	+8.0	V
II	input current		-10	+10	mA
Io	output current		-10	+10	mA
I <sub>DD</sub>	supply current		<b>–50</b>	+50	mA
I <sub>DD(LCD)</sub>	LCD supply current		-50	+50	mA
I <sub>SS</sub>	ground supply current		-50	+50	mA
P <sub>tot</sub>	total power dissipation	per package	-	400	mW
Po	output power		-	100	mW
T <sub>stg</sub>	storage temperature		<u>[1]</u> –65	+150	°C

<sup>[1]</sup> According to the NXP store and transport conditions (document *SNW-SQ-623*) the devices have to be stored at a temperature of +5 °C to +45 °C and a humidity of 25 % to 75 %.

## LCD column driver for dot matrix graphic displays

## 10. Static characteristics

Table 14. Static characteristics

 $V_{DD}$  = 2.5 V to 6 V;  $V_{SS}$  = 0 V;  $V_{LCD}$  =  $V_{DD}$  - 3.5 V to  $V_{DD}$  - 9 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supplies							
$V_{DD}$	supply voltage			2.5	-	6.0	V
$V_{LCD}$	LCD supply voltage			$V_{DD} - 9$	-	$V_{DD} - 3.5$	V
$I_{DD}$	supply current	$f_{clk} = 2 \text{ kHz}$	<u>[1]</u>	-	9	20	μΑ
$V_{POR}$	power-on reset voltage		[2]	-	1.3	1.8	V
Logic							
$V_{IL}$	LOW-level input voltage			$V_{SS}$	-	$0.3V_{DD}$	V
$V_{IH}$	HIGH-level input voltage			$0.7V_{DD}$	-	$V_{DD}$	V
l <sub>L</sub>	leakage current	at pins SDA, SCL, SYNC, CLK, TEST and SA0, A0 to A3; $V_i = V_{DD}$ or $V_{SS}$		<b>-1</b>	-	+1	mA
l <sub>OL</sub>	LOW-level output current	at pin SDA; $V_{OL} = 0.4 \text{ V};$ $V_{DD} = 5 \text{ V}$		3	-	-	mA
Ci	input capacitance	at pin SCL and SDA	[3]	-	-	5	рF
LCD outpu	uts						
lL	leakage current	at pins $V_3$ and $V_4$ ; $V_i = V_{DD}$ or $V_{LCD}$		-2	-	+2	μΑ
V <sub>offset(DC)</sub>	DC offset voltage	on pins C0 to C39		-	±20	-	mV
Ro	output resistance	on pins at C0 to C39	[4]	-	3	6	kΩ

<sup>[1]</sup> Outputs are open; inputs at  $V_{DD}$  or  $V_{SS}$ ; I<sup>2</sup>C-bus inactive; external clock with 50 % duty factor.

<sup>[2]</sup> Resets all logic when  $V_{DD} < V_{POR}$ .

<sup>[3]</sup> Periodically sampled; not 100 % tested.

<sup>[4]</sup> Resistance measured between output terminal (C0 to C39) and bias input (V<sub>3</sub>, V<sub>4</sub>, V<sub>DD</sub> and V<sub>LCD</sub>) when the specified current flows through one output under the following conditions (see Table 4):

a)  $V_{oper} = V_{DD} - V_{LCD} = 9 \text{ V}.$ 

b)  $V_3 - V_{LCD} \geq 4.70 \ V; \ V_4 - V_{LCD} \leq 4.30 \ V; \ I_{load} = 100 \ \mu A.$