imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



INTEGRATED CIRCUITS



Product specification Supersedes data of 1997 Mar 19 File under Integrated Circuits, IC12 1997 Oct 21



Product specification

I²C-bus controller

CONTEN	rs	7	SOFTWARE FLOWCHART EXAMPLES
		7.1	Initialization
1	FEATURES	7.2	Implementation
2	GENERAL DESCRIPTION	8	I ² C-BUS TIMING DIAGRAMS
3	ORDERING INFORMATION	9	LIMITING VALUES
4	BLOCK DIAGRAM	10	
5	PINNING	10	
6	FUNCTIONAL DESCRIPTION	10	
6.1	General	12	
6.2	Interface Mode Control (IMC)	13	PARALLEL INTERFACE TIMING
6.3	Set-up registers S0', S2 and S3	14	APPLICATION INFORMATION
6.4	Own address register S0'	14.1	Application Notes
6.5	Clock register S2	15	PACKAGE OUTLINES
6.6	Interrupt vector S3	16	SOLDERING
6.8	Control/status register S1	16.1	Introduction
6.8.1	Begister S1 control section	16.2	DIP
6.8.1.1	PIN (Pending Interrupt Not)	16.2.1	Soldering by dipping or by wave
6.8.1.2	ESO (Enable Serial Output)	16.2.2	Repairing soldered joints
6.8.1.3	ES1 and ES2	16.3	so
6.8.1.4	ENI	16.3.1	Reflow soldering
6.8.1.5	STA and STO	16.3.2	Wave soldering
6.8.1.6	ACK	16.3.3	Repairing soldered joints
6.8.2	Register S1 status section	17	DEFINITIONS
6.8.2.1	PIN bit	18	LIFE SUPPORT APPLICATIONS
6.8.2.2	STS		
6.8.2.3	BER	19 PURC	HASE OF PHILIPS I'C COMPONENTS
6.8.2.4	LRB/AD0		
6.8.2.5	AAS		
6.8.2.6			
0.0.2.7 6.0	DD Multi master operation		
6.10	Reset		
6.11	Comparison to the MAB8400 I ² C-bus interface		
6.11.1	Deleted functions		
6.11.2	added functions		
6.12	Special function modes		
6.12.1	Strobe		
6.12.2	Long-distance mode		
6.12.3	Monitor mode		



PCF8584

1 FEATURES

- Parallel-bus to I²C-bus protocol converter and interface
- Compatible with most parallel-bus microcontrollers/microprocessors including 8049, 8051, 6800, 68000 and Z80
- Both master and slave functions
- Automatic detection and adaption to bus interface type
- Programmable interrupt vector
- · Multi-master capability
- I²C-bus monitor mode
- Long-distance mode (4-wire)
- Operating supply voltage 4.5 to 5.5 V
- Operating temperature range: -40 to +85 °C.

3 ORDERING INFORMATION

2 GENERAL DESCRIPTION

The PCF8584 is an integrated circuit designed in CMOS technology which serves as an interface between most standard parallel-bus microcontrollers/microprocessors and the serial I²C-bus. The PCF8584 provides both master and slave functions.

Communication with the I²C-bus is carried out on a byte-wise basis using interrupt or polled handshake. It controls all the I²C-bus specific sequences, protocol, arbitration and timing. The PCF8584 allows parallel-bus systems to communicate bidirectionally with the I²C-bus.

TYPE	PACKAGE					
NUMBER	NAME	DESCRIPTION	VERSION			
PCF8584P	DIP20	plastic dual in-line package; 20 leads (300 mil)	SOT146-1			
PCF8584T	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1			

PCF8584

4 BLOCK DIAGRAM



(2) Pin mnemonics between parenthesis indicate the 68000 mode pin designations.

(3) These pin mnemonics represent the long-distance mode pin designations.

Fig.1 Block diagram.

Product specification

I²C-bus controller

PCF8584

5 PINNING

SYMBOL	PIN	I/O	DESCRIPTION			
CLK	1	I	clock input from microcontroller clock generator (internal pull-up)			
SDA or SDA OUT	2	I/O	² C-bus serial data input/output (open-drain). Serial data output in long-distance node.			
SCL or SCL IN	3	I/O	I ² C-serial clock input/output (open-drain). Serial clock input in long-distance mode.			
IACK or SDA IN	4	I	Interrupt acknowledge input (internal pull-up); when this signal is asserted the interrupt vector in register S3 will be available at the bus Port if the ENI flag is set. Serial data input in long-distance mode.			
INT or SCL OUT	5	0	Interrupt output (open-drain); this signal is enabled by the ENI flag in register S1. It is asserted when the PIN flag is reset. (PIN is reset after 1 byte is transmitted or received over the I ² C-bus). Serial clock output in long-distance mode.			
A0	6	I	Register select input (internal pull-up); this input selects between the control/status register and the other registers. Logic 1 selects register S1, logic 0 selects one of the other registers depending on bits loaded in ESO, ES1 and ES2 of register S1.			
DB0	7	I/O	bidirectional 8-bit bus Port 0			
DB1	8	I/O	bidirectional 8-bit bus Port 1			
DB2	9	I/O	bidirectional 8-bit bus Port 2			
V _{SS}	10	_	ground			
DB3	11	I/O	bidirectional 8-bit bus Port 3			
DB4	12	I/O	bidirectional 8-bit bus Port 4			
DB5	13	I/O	bidirectional 8-bit bus Port 5			
DB6	14	I/O	bidirectional 8-bit bus Port 6			
DB7	15	I/O	bidirectional 8-bit bus Port 7			
RD (DTACK)	16	I/(O)	$\overline{\text{RD}}$ is the read control input for MAB8049, MAB8051 or Z80-types. $\overline{\text{DTACK}}$ is the data transfer control output for 68000-types (open-drain).			
CS	17	I	chip select input (internal pull-up)			
WR (R/W)	18	Ι	$\overline{\text{WR}}$ is the write control input for MAB8048, MAB8051, or Z80-types (internal pull-up). R/ $\overline{\text{W}}$ control input for 68000-types.			
RESET/ STROBE	19	I/O	Reset input (open-drain); this input forces the I ² C-bus controller into a predefined state; all flags are reset, except PIN, which is set. Also functions as strobe output.			
V _{DD}	20	-	supply voltage			

PCF8584



6 FUNCTIONAL DESCRIPTION

6.1 General

The PCF8584 acts as an interface device between standard high-speed parallel buses and the serial I²C-bus. On the I²C-bus, it can act either as master or slave. Bidirectional data transfer between the I²C-bus and the parallel-bus microcontroller is carried out on a byte-wise basis, using either an interrupt or polled handshake. Interface to either 80XX-type (e.g. 8048, 8051, Z80) or 68000-type buses is possible. Selection of bus type is automatically performed (see Section 6.2).

 Table 1
 Control signals utilized by the PCF8584 for microcontroller/microprocessor interfacing

TYPE	R/W	WR	R	DTACK	IACK
8048/ 8051	no	yes	yes	no	no
68000	yes	no	no	yes	yes
Z80	no	yes	yes	no	yes

The structure of the PCF8584 is similar to that of the I^2C -bus interface section of the Philips'

MABXXXX/PCF84(C)XX-series of microcontrollers, but with a modified control structure. The PCF8584 has five internal register locations. Three of these (own address register S0', clock register S2 and interrupt vector S3) are used for initialization of the PCF8584. Normally they are only written once directly after resetting of the PCF8584.

The remaining two registers function as double registers (data buffer/shift register S0, and control/status register S1) which are used during actual data transmission/reception. By using these double registers, which are separately write and read accessible, overhead for register access is reduced. Register S0 is a combination of a shift register and data buffer.

Register S0 performs all serial-to-parallel interfacing with the $\ensuremath{^{2}\text{C}}\xspace$ -bus.

Register S1 contains I^2C -bus status information required for bus access and/or monitoring.

6.2 Interface Mode Control (IMC)

Selection of either an 80XX mode or 68000 mode interface is achieved by detection of the first $\overline{\text{WR-CS}}$ signal sequence. The concept takes advantage of the fact that the write control input is common for both types of interfaces. An 80XX-type interface is default. If a HIGH-to-LOW transition of $\overline{\text{WR}}$ (R/ $\overline{\text{W}}$) is detected while $\overline{\text{CS}}$ is HIGH, the 68000-type interface mode is selected and the DTACK output is enabled. Care must be taken that $\overline{\text{WR}}$ and $\overline{\text{CS}}$ are stable after reset.



6.3 Set-up registers S0', S2 and S3

Registers S0', S2 and S3 are used for initialization of the PCF8584 (see Fig.5 'Initialization sequence' flowchart).

6.4 Own address register S0'

When the PCF8584 is addressed as slave, this register must be loaded with the 7-bit I²C-bus address to which the PCF8584 is to respond. During initialization, the own address register S0' must be written to, regardless whether it is later used. The Addressed As Slave (AAS) bit in status register S1 is set when this address is received (the value in S0 is compared with the value in S0'). Note that the S0 and S0' registers are offset by one bit; hence, programming the own address register S0' with a value of 55H will result in the value AAH being recognized as the PCF8584's slave address (see Fig.1).

Programming of S0' is accomplished via the parallel-bus when A0 is LOW, with the appropriate bit combinations set in control status register S1 (S1 is written when pin A0 = HIGH). Bit combinations for accessing all registers are given in Table 5. After reset, S0' has default address 00H (PCF8584 is thus initially in monitor mode, see Section 6.12.3).

6.5 Clock register S2

Register S2 provides control over chip clock frequency and SCL clock frequency. S20 and S21 provide a selection of 4 different l²C-bus SCL frequencies which are shown in Table 2. Note that these SCL frequencies are only obtained when bits S24, S23 and S22 are programmed to the correct input clock frequency (f_{clk}).

Table 2 Register 02 Selection of OOL Requerit	Table 2	Register S2 selection of SCL frequence
---	---------	--

В	п	APPROXIMATE SCL		
S21	S20	FREQUENCY f _{SCL} (kHz)		
0	0	90		
0	1	45		
1	0	11		
1	1	1.5		

S22, S23 and S24 are used for control of the internal clock prescaler. Due to the possibility of varying microcontroller clock signals, the prescaler can be programmed to adapt to 5 different clock rates, thus providing a constant internal clock. This is required to provide a stable time base for the SCL generator and the digital filters associated with the I²C-bus signals SCL and SDA. Selection for adaption to external clock rates is shown in Table 3.

Programming of S2 is accomplished via the parallel-bus when A0 = LOW, with the appropriate bit combinations set in control status register S1 (S1 is written when A0 = HIGH). Bit combinations for accessing all registers are given in Table 5.

 Table 3
 Register S2 selection of clock frequency

INTERNAL CLOCK FREQUENCY								
S24	S23	S22	f _{clk} (MHz)					
0	X ⁽¹⁾	X ⁽¹⁾	3					
1	0	0	4.43					
1	0	1	6					
1	1	0	8					
1	1	1	12					

Note

1. X = don't care.

6.6 Interrupt vector S3

The interrupt vector register provides an 8-bit user-programmable vector for vectored-interrupt microcontrollers. The vector is sent to the bus port (DB7 to DB0) when an interrupt acknowledge signal is asserted and the ENI (enable interrupt) flag is set. Default vector values are:

- Vector is '00H' in 80XX mode
- Vector is '0FH' in 68000 mode.

On reset the PCF8584 is in the 80XX mode, thus the default interrupt vector is '00H'.

6.7 Data shift register/read buffer S0

Register S0 acts as serial shift register and read buffer interfacing to the l^2 C-bus. All read and write operations to/from the l^2 C-bus are done via this register. S0 is a combination of a shift register and a data buffer; parallel data is always written to the shift register, and read from the data buffer. l^2 C-bus data is always shifted in or out of shift register S0.

PCF8584



In receiver mode the data from the shift register is copied to the read buffer during the acknowledge phase. Further reception of data is inhibited (SCL held LOW) until the S0 read buffer is read (see Section 6.8.1.1).

In the transmitter mode data is transmitted to the I^2C -bus as soon as it is written to the S0 shift register if the serial I/O is enabled (ESO = 1).

Remarks:

- 1. A minimum of 6 clock cycles must elapse between consecutive parallel-bus accesses to the PCF8584 when the I²C-bus controller operates at 8 or 12 MHz. This may be reduced to 3 clock cycles for lower operating frequencies.
- 2. To start a read operation immediately after a write, it is necessary to read the S0 read buffer in order to invoke reception of the first byte ('dummy read' of the address). Immediately after the acknowledgement, this first byte will be transferred from the shift register to the read buffer. The **next** read will then transfer the correct value of the first byte to the microcontroller bus (see Fig.7).

6.8 Control/status register S1

Register S1 controls I²C-bus operation and provides I²C-bus status information. Register S1 is accessed by a HIGH signal on register select input A0. For more efficient communication between microcontroller/processor and the I²C-bus, register S1 has separate read and write functions for all bit positions (see Fig.3). The write-only section provides register access control and control over I²C-bus signals, while the read-only section provides I²C-bus status information.

CONTROL/STATUS	BITS							MODE	
Control ⁽¹⁾	PIN	ESO	ES1	ES2	ENI	STA	STO	ACK	write only
Status ⁽²⁾	PIN	0(3)	STS	BER	AD0/LRB	AAS	LAB	BB	read only

Table 4 Control/status register S1

Notes

- 1. For further information see Section 6.8.1.
- 2. For further information see Section 6.8.2.
- 3. Logic 1 if not-initialized.

PCF8584

6.8.1 REGISTER S1 CONTROL SECTION

The write-only section of S1 enables access to registers S0, S0', S1, S2 and S3, and controls l²C-bus operation; see Table 4.

6.8.1.1 PIN (Pending Interrupt Not)

When the PIN bit is written with a logic 1, all status bits are reset to logic 0. This may serve as a software reset function (see Figs 5 to 9). PIN is the only bit in S1 which may be both read and written to. PIN is mostly used as a status bit for synchronizing serial communication, see Section 6.8.2.

6.8.1.2 ESO (Enable Serial Output)

ESO enables or disables the serial I²C-bus I/O. When ESO is LOW, register access for initialization is possible. When ESO is HIGH, I²C-bus communication is enabled; communication with serial shift register S0 is enabled and the S1 bus status bits are made available for reading.

INTERNAL REGISTER ADDRESSING 2-WIRE MODE								
A0	ES1	ES2	IACK	FUNCTION				
ESO = 0; serial interface off (see note 1)								
1	0	Х	1 ⁽²⁾	R/W S1: control				
0	0	0	1 ⁽²⁾	R/W S0': (own address)				
0	0	1	1 ⁽²⁾	R/W S3: (interrupt vector)				
0	1	0	1 ⁽²⁾	R/W S2: (clock register)				
ESO = 1; serial i	nterface on							
1	0	Х	1	W S1: control				
1	0	Х	1	R S1; status				
0	0	0	1	R/W S0: (data)				
0	0	1	1	R/W S3: (interrupt vector)				
X	0	Х	0	R S3: (interrupt vector ACK cycle))				

Table 5	Register access control	l; ESO = 0 (s	erial interface off) and ESO = 1	(serial interface on))
---------	-------------------------	---------------	---------------------	---------------	-----------------------	---

Notes

1. With ESO = 0, bits ENI, STA, STO and ACK of S1 can be read for test purposes.

2. 'X' if ENI = 0.

6.8.1.3 ES1 and ES2

ES1 and ES2 control selection of other registers for initialization and control of normal operation. After these bits are programmed for access to the desired register (shown in Table 5), the register is selected by a logic LOW level on register select pin A0.

6.8.1.4 ENI

This bit enables the external interrupt output \overline{INT} , which is generated when the PIN bit is active (logic 0).

This bit must be set to logic 0 before entering the long-distance mode, and remain at logic 0 during operation in long-distance mode.

PCF8584

6.8.1.5 STA and STO

These bits control the generation of the l²C-bus START condition and transmission of slave address and R/\overline{W} bit, generation of repeated START condition, and generation of the STOP condition (see Table 7).

Table 6 Register access control; ESO = 1 (serial interface on) and ES1 = 1; long-distance (4-wire) mode; note 1

INTERNAL REGISTER ADDRESSING: LONG-DISTANCE (4-WIRE) MODE						
A0	ES1	ES2	IACK	FUNCTION		
1	1	Х	1	W S1: control		
1	1	Х	Х	R S1; status		
0	1	Х	Х	R/W S0; (data)		

Note

1. Trying to read from or write to registers other than S0 and S1 (setting ESO = 0) brings the PCF8584 out of the long-distance mode.

STA	STO	PRESENT MODE	FUNCTION	OPERATION
1	0	SLV/REC	START	transmit START + address, remain MST/TRM if R/ \overline{W} = 0; go to MST/REC if R/ \overline{W} = 1
1	0	MST/TRM	REPEAT START	same as for SLV/REC
0	1	MST/REC; MST/TRM	STOP READ; STOP WRITE	transmit STOP go to SLV/REC mode; note 1
1	1	MST	DATA CHAINING	send STOP, START and address after last master frame without STOP sent; note 2
0	0	ANY	NOP	no operation; note 3

|--|

Notes

- 1. In master receiver mode, the last byte must be terminated with ACK bit HIGH ('negative acknowledge').
- 2. If both STA and STO are set HIGH simultaneously in master mode, a STOP condition followed by a START condition + address will be generated. This allows 'chaining' of transmissions without relinquishing bus control.
- 3. All other STA and STO mode combinations not mentioned in Table 7 are NOPs.

6.8.1.6 ACK

This bit must be set normally to a logic 1. This causes the I²C-bus controller to send an acknowledge automatically after each byte (this occurs during the 9th clock pulse). The bit must be reset (to logic 0) when the I²C-bus controller is operating in master/receiver mode and requires no further data to be sent from the slave transmitter. This causes a negative acknowledge on the I²C-bus, which halts further transmission from the slave device.

6.8.2 REGISTER S1 STATUS SECTION

The read-only section of S1 enables access to I²C-bus status information; see Table 4.

PCF8584

6.8.2.1 PIN bit

⁽Pending Interrupt Not' (MSB of register S1) is a status flag which is used to synchronize serial communication and is set to logic 0 whenever the PCF8584 requires servicing. The PIN bit is normally read in polled applications to determine when an I²C-bus byte transmission/reception is completed. The PIN bit may also be written, see Section 6.8.1.

Each time a serial data transmission is initiated (by setting the STA bit in the same register), the PIN bit will be set to logic 1 automatically (inactive). When acting as transmitter, PIN is also set to logic 1 (inactive) each time S0 is written. In receiver mode, the PIN bit is automatically set to logic 1 (inactive) each time the data register S0 is read.

After transmission or reception of one byte on the I²C-bus (9 clock pulses, including acknowledge), the PIN bit will be automatically reset to logic 0 (active) indicating a complete byte transmission/reception. When the PIN bit is subsequently set to logic 1 (inactive), all status bits will be reset to logic 0. PIN is also set to zero on a BER (bus error) condition.

In polled applications, the PIN bit is tested to determine when a serial transmission/reception has been completed. When the ENI bit (bit 4 of write-only section of register S1) is also set to logic 1 the hardware interrupt is enabled. In this case, the PIN flag also triggers an external interrupt (active LOW) via the INT output each time PIN is reset to logic 0 (active).

When acting as slave transmitter or slave receiver, while PIN = 0, the PCF8584 will suspend I²C-bus transmission by holding the SCL line LOW until the PIN bit is set to logic 1 (inactive). This prevents further data from being transmitted or received until the current data byte in S0 has been read (when acting as slave receiver) or the next data byte is written to S0 (when acting as slave transmitter).

PIN bit summary:

- The PIN bit can be used in polled applications to test when a serial transmission has been completed. When the ENI bit is also set, the PIN flag sets the external interrupt via the INT output.
- Setting the STA bit (start bit) will set PIN = 1 (inactive).
- In transmitter mode, after successful transmission of one byte on the I²C-bus the PIN bit will be automatically reset to logic 0 (active) indicating a complete byte transmission.
- In transmitter mode, PIN is set to logic 1 (inactive) each time register S0 is written.

- In receiver mode, PIN is set to logic 0 (active) on completion of each received byte. Subsequently, the SCL line will be held LOW until PIN is set to logic 1.
- In receiver mode, when register S0 is read, PIN is set to logic 1 (inactive).
- In slave receiver mode, an I²C-bus STOP condition will set PIN = 0 (active).
- PIN = 0 if a bus error (BER) occurs.

6.8.2.2 STS

When in slave receiver mode, this flag is asserted when an externally generated STOP condition is detected (used only in slave receiver mode).

6.8.2.3 BER

Bus error; a misplaced START or STOP condition has been detected. Resets \overline{BB} (to logic 1; inactive), sets PIN = 0 (active).

6.8.2.4 LRB/AD0

'Last Received Bit' or 'Address 0 (General Call) bit'. This status bit serves a dual function, and is valid only while PIN = 0:

- LRB holds the value of the last received bit over the l²C-bus while AAS = 0 (not addressed as slave). Normally this will be the value of the slave acknowledgement; thus checking for slave acknowledgement is done via testing of the LRB.
- AD0; when AAS = 1 ('Addressed As Slave' condition), the l²C-bus controller has been addressed as a slave. Under this condition, this bit becomes the 'AD0' bit and will be set to logic 1 if the slave address received was the 'general call' (00H) address, or logic 0 if it was the l²C-bus controller's own slave address.

6.8.2.5 AAS

'Addressed As Slave' bit. Valid only when PIN = 0. When acting as slave receiver, this flag is set when an incoming address over the l²C-bus matches the value in own address register S0' (shifted by one bit, see Section 6.4), or if the l²C-bus 'General Call' address (00H) has been received ('General Call' is indicated when AD0 status bit is also set to logic 1, see Section 6.8.2.4).

6.8.2.6 LAB

'Lost Arbitration' Bit. This bit is set when, in multi-master operation, arbitration is lost to another master on the I^2C -bus.

PCF8584

6.8.2.7 BB

'Bus Busy' bit. This is a read-only flag indicating when the I^2C -bus is in use. A zero indicates that the bus is busy, and access is not possible. This bit is set/reset (logic 1/logic 0) by STOP/START conditions.

6.9 Multi-master operation

To avoid conflict between data and repeated START and STOP operations, multi-master systems have some limitations:

• When powering up multiple PCF8584s in multi-master systems, the possibility exists that one node may power up slightly after another node has already begun an I²C-bus transmission; the Bus Busy condition will thus not have been detected. To avoid this condition, a delay should be introduced in the initialization sequence of each PCF8584 equal to the longest I²C-bus transmission, see flowchart 'PCF8584 initialization' (Fig.5).

6.10 Reset

A LOW level pulse on the $\overline{\text{RESET}}$ (CLK must run) input forces the l²C-bus controller into a well-defined state. All flags in S1 are reset to logic 0, except the PIN flag and the $\overline{\text{BB}}$ flag, which are set to logic 1. S0' and S3 are set to 00H.

The RESET pin is also used for the STROBE output signal. Both functions are separated on-chip by a digital filter. The reset input signal has to be sufficiently long (minimum 30 clock cycles) to pass through the filter. The STROBE output signal is sufficiently short (8 clock cycles) to be blocked by the filter. For more detailed information on the strobe function see Section 6.12.

6.11 Comparison to the MAB8400 I²C-bus interface

The structure of the PCF8584 is similar to that of the MAB8400 series of microcontrollers, but with a modified control structure. Access to all I²C-bus control and status registers is done via the parallel-bus port in conjunction with register select input A0, and control bits ESO, ES1 and ES2.

6.11.1 DELETED FUNCTIONS

The following functions are not available in the PCF8584:

- Always selected (ALS flag)
- Access to the bit counter (BC0 to BC2)
- Full SCL frequency selection (2 bits instead of 5 bits)
- The non-acknowledge mode (ACK flag)
- Asymmetrical clock (ASC flag).

6.11.2 ADDED FUNCTIONS

The following functions either replace the deleted functions or are completely new:

- Chip clock prescaler
- Assert acknowledge bit (ACK flag)
- Register selection bits (ES1 and ES2 flags)
- Additional status flags (BER, 'bus error')
- Automatic interface control between 80XX and 68000-type microcontrollers
- Programmable interrupt vector
- Strobe generator
- Bus monitor function
- Long-distance mode [non-I²C-bus mode (4-wire); only for communication between parallel-bus processors using the PCF8584 at each interface point].

6.12 Special function modes

6.12.1 STROBE

When the I²C-bus controller receives its own address (or the '00H' general call address) followed immediately by a STOP condition (i.e. no further data transmitted after the address), a strobe output signal is generated at the RESET/STROBE pin (pin 19). The STROBE signal consists of a monostable output pulse (active LOW), 8 clock cycles long (see Fig.9). It is generated after the STOP condition is received, preceded by the correct slave address. This output can be used as a bus access controller for multi-master parallel-bus systems.

PCF8584

6.12.2 LONG-DISTANCE MODE

The long-distance mode provides the possibility of longer-distance serial communication between parallel processors via two l²C-bus controllers. This mode is selected by setting ES1 to logic 1 while the serial interface is enabled (ESO = 1).

In this mode the I²C-bus protocol is transmitted over 4 unidirectional lines, SDA OUT, SCL IN, SDA IN and SCL IN (pins 2, 3, 4 and 5). These communication lines should be connected to line drivers/receivers (example: RS422) for long-distance applications. Hardware characteristics for long-distance transmission are then given by the chosen standard. Control of data transmission is the same as in normal I²C-bus mode. After reading or writing data to shift register S0, long-distance mode must be initialized by setting ESO and ES1 to logic 1. Because the interrupt output INT is not available in this operating mode, synchronization of data transmission/reception must be polled via the PIN bit.

Remarks:

Before entering the long-distance mode, ENI must be set to logic 0.

When powering up an PCF8584-node in long-distance mode, the PCF8584 must be isolated from the 4-wire bus via 3-state line drivers/receivers until the PCF8584 is properly initialized for long-distance mode. Failure to implement this precaution will result in system malfunction.

6.12.3 MONITOR MODE

When the 7-bit own address register S0' is loaded with all zeros, the I^2C -bus controller acts as a passive I^2C monitor. The main features of the monitor mode are:

- The controller is always selected.
- The controller is always in the slave receiver mode.
- The controller never generates an acknowledge.
- The controller never generates an interrupt request.
- A pending interrupt condition does not force SCL LOW.
- BB is set to logic 0 after detection of a START condition, and reset to logic 1 after a STOP condition.
- Received data is automatically transferred to the read buffer.
- Bus traffic is monitored by the PIN bit, which is reset to logic 0 after the acknowledge bit of an incoming byte has been received, and is set to logic 1 as soon as the first bit of the next incoming byte is detected. Reading the data buffer S0 sets the PIN bit to logic 1. Data in the read buffer is valid from PIN = 0 and during the next 8 clock pulses (until next acknowledge).
- AAS is set to logic 1 at every START condition, and reset at every 9th clock pulse.

7 SOFTWARE FLOWCHART EXAMPLES

7.1 Initialization

The flowchart of Fig.5 gives an example of a proper initialization sequence of the PCF8584.

7.2 Implementation

The flowcharts (Figs 6 to 9) illustrate proper programming sequences for implementing master transmitter, master receive, and master transmitter, repeated start and master receiver modes in polled applications.

PCF8584

I²C-bus controller



Fig.5 PCF8584 initialization sequence.









PCF8584

8 I²C-BUS TIMING DIAGRAMS

The diagrams (Figs 10 to 13) illustrate typical timing diagrams for the PCF8584 in master/slave functions. For detailed description of the I²C-bus protocol, please refer to *"The I²C-bus and how to use it"*; Philips document ordering number 9398 393 40011.









PCF8584

9 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{DD}	supply voltage	-0.3	+7.0	V
VI	voltage range (any input)	-0.8	V _{DD} + 0.5	V
lı	DC input current (any input)	-10	+10	mA
lo	DC output current (any output)	-10	+10	mA
P _{tot}	total power dissipation	-	300	mW
Po	power dissipation per output	-	50	mW
T _{amb}	operating ambient temperature	-40	+85	°C
T _{stg}	storage temperature	-65	+150	°C

10 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is good practice to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

PCF8584

11 DC CHARACTERISTICS

 V_{DD} = 5 V ±10%; T_{amb} = –40 to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Supply							
V _{DD}	supply voltage		4.5	5.0	5.5	V	
I _{DD}	supply current	standby; note 1	-	-	2.5	μA	
		operating; notes 1 and 2	_	_	1.5	mA	
Inputs							
CLK, IACK,	A0, $\overline{\text{CS}}$, $\overline{\text{WR}}$, $\overline{\text{RD}}$, $\overline{\text{RESET}}$ and	D D0 to D7					
V _{IL}	LOW level input voltage	note 3	0	-	0.8	V	
V _{IH}	HIGH level input voltage	note 3	2.0	-	V _{DD}	V	
SDA AND SCL							
VIL	LOW level input voltage	note 4	0	_	0.3V _{DD}	V	
V _{IH}	HIGH level input voltage	note 4	$0.7V_{DD}$	_	V _{DD}	V	
Ri	resistance to V _{DD}	T _{amb} = 25 °C; note 5	25	_	100	kΩ	
Outputs							
I _{OH}	HIGH level output current	V _{OH} = 2.4 V; note 6 and 7	-2.4	-	-	mA	
I _{OL}	LOW level output current	V _{OL} = 0.4 V; note 6	3.0	_	-	mA	
I _{OL}	leakage current	note 8	-1	-	+1	μA	

Notes

 Test conditions: 22 kΩ pull-up resistors on D0 to D7; 10 kΩ pull-up resistors on SDA, SCL, RD; RESET connected to V_{SS}; remaining pins open-circuit.

2. CLK waveform of 12 MHz with 50% duty factor.

3. CLK, \overline{IACK} , A0, \overline{CS} , \overline{WR} , \overline{RD} , \overline{RESET} and D0 to D7 are TTL level inputs.

4. SDA and SCL are CMOS level inputs.

- 5. CLK, \overline{IACK} , A0, \overline{CS} and \overline{WR} .
- 6. D0 to D7.
- 7. DTACK, STROBE.
- 8. D0 to D7 3-state, SDA, SCL, INT, RD, RESET.

PCF8584

12 I²C-BUS TIMING SPECIFICATIONS

All the timing limits are valid within the operating supply voltage and ambient temperature range; $V_{DD} = 5 \text{ V} \pm 10\%$; $T_{amb} = -40$ to +85 °C; and refer to V_{IL} and V_{IH} with an input voltage of V_{SS} to V_{DD} .

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
f _{SCL}	SCL clock frequency	-	_	100	kHz
t _{SW}	tolerable spike width on bus	_	_	100	ns
t _{BUF}	bus free time	4.7	_	-	μs
t _{SU;STA}	START condition set-up time	4.7	_	-	μs
t _{HD;STA}	START condition hold time	4.0	_	-	μs
t _{LOW}	SCL LOW time	4.7	_	-	μs
t _{HIGH}	SCL HIGH time	4.0	_	-	μs
t _r	SCL and SDA rise time	_	_	1.0	μs
t _f	SCL and SDA fall time	-	_	0.3	μs
t _{SU;DAT}	data set-up time	250	_	-	ns
t _{HD;DAT}	data hold time	0	_	-	ns
t _{VD;DAT}	SCL LOW to data out valid	-	_	3.4	μs
t _{SU;STO}	STOP condition set-up time	4.0	_	-	μs

13 PARALLEL INTERFACE TIMING

All the timing limits are valid within the operating supply voltage and ambient temperature range: $V_{DD} = 5 \text{ V} \pm 10\%$; $T_{amb} = -40$ to +85 °C; and refer to V_{IL} and V_{IH} with an input voltage of V_{SS} to V_{DD} . $C_L = 100 \text{ pF}$; $R_L = 1.5 \text{ k}\Omega$ (connected to V_{DD}) for open-drain and high-impedance outputs, where applicable (for measurement purposes only).

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t _r	clock rise time	see Fig.14	_	-	6	ns
t _f	clock fall time	see Fig.14	_	-	6	ns
t _{CLK}	input clock period (50% ±5% duty factor)	see Fig.14	83	_	333	ns
t _{CLRL}	$\overline{\text{CS}}$ set-up to $\overline{\text{RD}}$ LOW	see Fig.16 and note 1	20	-	-	ns
t _{CLWL}	CS set-up to WR LOW	see Fig.15 and note 1	20	-	-	ns
t _{RHCH}	CS hold from RD HIGH	see Fig.16	0	-	-	ns
t _{WHCH}	CS hold from WR HIGH	see Fig.15	0	-	-	ns
t _{AVWL}	A0 set-up to WR LOW	see Fig.15	10	-	-	ns
t _{AVRL}	A0 set-up to RD LOW	see Fig.16	10	-	-	ns
t _{WHAI}	A0 hold from WR HIGH	see Fig.15	20	-	-	ns
t _{RHAI}	A0 hold from RD HIGH	see Fig.16	10	-	-	ns
t _{WLWH}	WR pulse width	see Fig.15	230	-	1000	ns
t _{RLRH}	RD pulse width	see Fig.16	230	-	1000	ns
t _{DVWH}	data set-up before WR HIGH	see Fig.15	150	-	-	ns
t _{RLDV}	data valid after RD LOW	see Fig.16	_	160	180	ns
t _{WHDI}	data hold after WR HIGH	see Fig.15	20	-	-	ns
t _{RHDF}	data bus floating after RD HIGH	see Fig.16	_	_	150	ns

PCF8584

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t _{AVCL}	A0 set-up to CS LOW	see Figs 17 and 18	10	_	_	ns
t _{WLCL}	R/WR set-up to CS LOW	see Fig.17	10	_	_	ns
t _{RHCL}	\overline{R} /WR set-up to \overline{CS} LOW	see Fig.18	10	_	_	ns
t _{CLDV}	data valid after \overline{CS} LOW	see Fig.18 and note 2	-	160	180	ns
t _{CLDL}	DTACK LOW after CS LOW	see Figs 17 and 18	_	2t _{CLK} + 75	3t _{CLK} + 150	ns
t _{CHAI}	A0 hold from \overline{CS} HIGH	see Fig.18	0	_	-	ns
t _{CHRL}	R/\overline{WR} hold from \overline{CS} HIGH	see Fig.18	0	_	-	ns
t _{CHWH}	\overline{R} /WR hold from \overline{CS} HIGH	see Fig.17	0	_	-	ns
t _{CHDF}	data bus float after $\overline{\text{CS}}$ HIGH	see Fig.18	-	_	150	ns
t _{CHDE}	DTACK HIGH from CS HIGH	see Figs 17 and 18	-	100	120	ns
t _{CHDI}	data hold after \overline{CS} HIGH	see Fig.17	0	_	-	ns
t _{DVCL}	data set-up to \overline{CS} LOW	see Fig.17	0	_	_	ns
t _{ALIE}	INT HIGH from IACK LOW	see Figs 19 and 20	-	130	180	ns
t _{ALDV}	data valid after IACK LOW	see Figs 19 and 20	-	200	250	ns
t _{ALAE}	IACK pulse width	see Fig.20	230	_	-	ns
t _{AHDI}	data hold after IACK HIGH	see Fig.20	-	_	30	ns
t _{ALDL}	DTACK LOW from IACK LOW	see Fig.20	-	2t _{CLK} + 75	3t _{CLK} + 150	ns
t _{AHDE}	DTACK HIGH from IACK HIGH	see Fig.20	-	120	140	ns
t _{W4}	RESET pulse width	see Fig.21	30t _{CLK}	_	-	ns
t _{W5}	STROBE pulse width	see Fig.22	8t _{CLK}	8t _{CLK} + 90	-	ns
t _{CLCL}	CSLOW	see Figs 17 and 18	_	t _{CLDL} + t _{CHDE}	_	ns

Notes

1. A minimum of 6 clock cycles must elapse between consecutive parallel-bus accesses when the I²C-bus controller operates at 8 or 12 MHz. This may be reduced to 3 clock cycles for lower operating frequencies.

2. Not for S1.