

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







INTEGRATED CIRCUITS

DATA SHEET

PCK2002PL 533 MHz PCI-X clock buffer

Product data Supersedes data of 2002 Mar 15





533 MHz PCI-X clock buffer

PCK2002PL


FEATURES

- General purpose and PCI-X 1:4 clock buffer
- 8-pin TSSOP 3.1 × 4.4 mm package
- Same form, fit, and function as CDCV304
- See PCK2001P for 3.1 × 3.1 mm TSSOP-8 package
- See PCK2001 or PCK2002 for 48-pin 1:18 buffer part
- See PCK2001M ro PCK2002M for 28-pin 1:10 buffer part
- See PCK2001R for 16-pin 1:6 buffer part
- Operating frequency: 0 − 533 MHz
- Part-to-part skew < 500 ps
- Low output skew: <200 ps
- 3.3 V operation
- ESD classification testing is done to JEDEC Standard JESD22.
 Protection exceeds 2000 V to HBM per method A114.

DESCRIPTION

The PCK2002PL is a 1–4 fanout buffer used as a high-performance, low skew, general purpose and PCI-X clock buffer. It distributes one input clock (BUF_IN) signal to four output clocks (BUF_OUT_n).

PIN CONFIGURATION



PIN DESCRIPTION

PIN NUMBER	I/O TYPE	SYMBOL	FUNCTION
1	Input	BUF_IN	Buffered clock input
3, 5, 7, 8	Output	BUF_OUT (0-3)	Buffered clock outputs
6	Input	V_{DD}	3.3 V supply
2	Input	OE	Output Enable
4	Input	V_{SS}	Ground

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay BUF_IN to BUF_OUT _n	$V_{CC} = 3.3 \text{ V, } C_L = 25 \text{ pF}$	2.9 2.8	ns
t _r	Rise time	$V_{CC} = 3.3 \text{ V}, C_L = 10 \text{ pF}, 0.2 V_{DD} \text{ to } 0.6 V_{DD}$	450	ps
t _f	Fall time	$V_{CC} = 3.3 \text{ V}, C_L = 10 \text{ pF}, 0.6 V_{DD} \text{ to } 0.2 V_{DD}$	400	ps
I _{CC}	Total supply current	V _{CC} = 3.6 V	50	μΑ

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER		
8-Pin Plastic TSSOP	−40 to +85 °C	PCK2002PLPW	SOT530-1		

2002 Oct 10 2

533 MHz PCI-X clock buffer

PCK2002PL

FUNCTION TABLE

OE	BUF_IN	BUF_OUTn
L	X	L
Н	L	L
Н	Н	Н

ABSOLUTE MAXIMUM RATINGS^{1, 2}

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to V_{SS} (V_{SS} = 0 V).

CVMDOL	DADAMETED	CONDITION	LII		
SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
V_{DD}	DC 3.3 V supply voltage		-0.5	+4.3	V
I _{IK}	DC input diode current	V ₁ < 0	_	- 50	mA
V_{I}	DC input voltage	Note 2	-0.5	V _{DD} + 0.5	V
I _{OK}	DC output diode current	$V_O > V_{DD}$ or $V_O < 0$	_	±50	mA
V _O	DC output voltage	Note 2	-0.5	V _{DD} + 0.5	V
I _O	DC output source or sink current	$V_O \ge 0$ to V_{DD}	_	±50	mA
T _{stg}	Storage temperature range		- 65	+150	°C
P _{tot}	Power dissipation per package plastic medium-shrink SO (SSOP)	For temperature range: 0 to +70 °C above +55 °C derate linearly with 11.3 mW/K	_	850	mW

NOTES:

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIM	UNIT		
STWIBUL	PARAMETER	CONDITIONS	MIN	MAX	LOMIT	
V_{DD}	DC 3.3V supply voltage		3.0	3.6	V	
C _L	Capacitive load		20	30	pF	
V _I	DC input voltage range		0	V_{DD}	V	
V _O	DC output voltage range		0	V_{DD}	V	
T _{amb}	Operating ambient temperature range in free air		-40	+85	°C	

^{1.} Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

533 MHz PCI-X clock buffer

PCK2002PL

DC CHARACTERISTICS

			LIM	IITS			
SYMBOL	PARAMETER		TEST CONDITIONS	T _{amb} = -40	UNIT		
		V _{DD} (V) OTHER				MAX	
V _{IH}	HIGH level input voltage	3.0 to 3.6	_	_	2.0	V _{DD} + 0.3	V
V _{IL}	LOW level input voltage	3.0 to 3.6	_	_	V _{SS} - 0.3	0.8	V
		3.0 to 3.6	I _{OH} = -1 mA	_	V _{DD} – 0.2	_	V
V _{OH}	Output HIGH voltage	3.0	I _{OH} = -24 mA	_	2.0	_	V
		3.0	$I_{OH} = -12 \text{ mA}$	_	2.4		V
		3.0 to 3.6	I _{OL} = 1 mA	_	_	0.2	V
V _{OL}	Output LOW voltage	3.0	I _{OL} = 24 mA	_	_	0.8	V
		3.0	I _{OL} = 12 mA	_	_	0.55	V
	Outrout IIIOI I surrent	3.0	V _{OUT} = 1 V	_	- 50	_	mA
Іон	Output HIGH current	3.3	V _{OUT} = 1.65 V	_	_	-150	mA
	Outrout LOW suggests	3.0	V _{OUT} = 2.0 V	_	60	_	mA
loL	Output LOW current	3.3	V _{OUT} = 1.65 V	_	_	150	mA
±I _I	Input leakage current	3.6	$V_I = V_{DD}$ or GND	_	_	±5	μΑ
I _{CC}	Quiescent supply current	3.6	$V_I = V_{DD}$ or GND	I _O = 0	_	100	μА

533 MHz PCI-X clock buffer

PCK2002PL

AC CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITI	TEST CONDITIONS			LIMITS T _{amb} = -40 to +85 °C				
			NOTES	MIN	TYP ⁶	MAX				
T _H	CLK HIGH time	66 MHz	2	6.0		_	ns			
T _L	CLK LOW time	OD IVITIZ	3	6.0	_	_	ns			
T _H	CLK HIGH time	140 MHz	2	2.9	_	_	ns			
T _L	CLK LOW time	140 MHZ	3	3.0	_	_	ns			
T _R	Output rise slew rate		4	2.15	3.3	4.1	V/ns			
T _F	Output fall slew rate		4	2.5	3.3	4.4	V/ns			
T _{PLH}	Buffer LH propagation delay		5	1.8	2.9	3.4	ns			
T _{PHL}	Buffer HL propagation delay		5	1.8	2.8	3.4	ns			
T _{SKW}	Bus CLK skew		1	_	_	200	ps			
T _{DDSKW}	Device to device skew		1	_	_	500	ps			

NOTES:

- 1. CLK skew is only valid for equal loading of all outputs.

- CER skew is only valid for equal loading of all outputs.
 T_H is measured at 0.5 V_{DD} as shown in Figure 2.
 T_L is measured at 0.35 V_{DD} as shown in Figure 2.
 T_R and T_F are measured as a transition through the threshold region 0.2 V_{DD} to 0.6 V_{DD} and 0.6 V_{DD} to 0.2 V_{DD}.
 Input edge rate for these tests must be faster than 1 V/ns.
- 6. All typical values are at V_{CC} = 3.3 V and T_{amb} = 25 °C.

AC WAVEFORMS

 $V_{M} = 50\% V_{DD}$ $C_{L} = 10 \text{ pF}$

Vol. and VoH are the typical output voltage drop that occur with the output load.




Figure 1. Load circuitry for switching times.




Figure 2. Buffer Output clock

TEST CIRCUIT





Figure 3. Load circuitry for switching times

533 MHz PCI-X clock buffer

PCK2002PL

TSSOP8: plastic thin shrink small outline; 8 leads; body width 4.4 mm

SOT530-1



DIMENSIONS (mm are the original dimensions)

	•					,											
UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.85	0.25	0.30 0.19	0.20 0.13	3.10 2.90	4.50 4.30	0.65	6.50 6.30	0.94	0.70 0.50	0.10	0.10	0.10	0.70 0.35	8°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT530-1		MO-153				99-12-27 00-02-24

2002 Oct 10 6

533 MHz PCI-X clock buffer

PCK2002PL

REVISION HISTORY

Rev	Date	Description
_3	2002 Oct 10	Product data (9397 750 10537); third version supersedes Product data second version, 2002 Mar 15. Engineering Change Notice: 853-2243 29056 (2002 Oct 09).
		Modifications: Update and change to Operating Frequency values.
_2	2002 Mar 15	Product data, second version Engineering Change Notice: 853-2256 27859 (date: 2002 Mar 15).

2002 Oct 10 7

533 MHz PCI-X clock buffer

PCK2002PL

Data sheet status

Level	Data sheet status [1]	Product status ^{[2] [3]}	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Phillips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

^[1] Please consult the most recently issued data sheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to:

sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 10-02

Document order number: 9397 750 10537

Let's make things better.

Philips Semiconductors





^[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

^[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.