# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!




### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### INTEGRATED CIRCUITS



Product specification Supersedes data of 2000 Jul 25

2000 Nov 13



### **PCK2020**

| FEATURES  | PIN CONFIGURATION                           |                                 |
|---|---|---------------------------------|
| • 3.3 V operation   |   |                                 |
| <ul> <li>Four differential CPU clock pairs</li> </ul>   | V <sub>SS</sub> Ref 1                       | 56 V <sub>DD</sub> 3.3M         |
| <ul> <li>Ten PCI clocks at 3.3 V</li> </ul>   | Ref0/MultSel0 2                             | 55 3VMref                       |
| <ul> <li>Four 66 MHz clocks at 3.3 V</li> </ul>   | Ref1/MultSel1 3                             | 54 3VMref_b                     |
| • Two 48 MHz clocks at 3.3 V  | V <sub>DD</sub> 3.3Ref 4                    | 53 V <sub>SS</sub> M            |
|   | XTAL_IN 5<br>XTAL OUT 6                     | 52 SPREAD<br>51 CPUCLK0         |
| <ul> <li>Two 14.318 MHz reference clocks</li> </ul>   | V <sub>SS</sub> PCI 7                       |                                 |
| <ul> <li>100 or 133 MHz operation</li> </ul>  | PCICLK0 8                                   | 49 V <sub>DD</sub> 3.3CPU       |
| <ul> <li>Power management control pins</li> </ul>   | PCICLK1 9                                   | 48 CPUCLK1                      |
| <ul> <li>CPU clock skew less than 200 ps cycle-to-cycle</li> </ul>  | V <sub>DD</sub> 3.3PCI 10                   |                                 |
| <ul> <li>CPU clock skew less than 150 ps pin-to-pin</li> </ul>  | PCICLK2 11                                  | 46 V <sub>SS</sub> CPU          |
| <ul> <li>1.5 ns to 3.5 ns delay on PCI pins</li> </ul>  | PCICLK3 12                                  | 45 CPUCLK2                      |
|   | V <sub>SS</sub> PCI 13                      | 44 CPUCLK2                      |
| <ul> <li>Spread Spectrum capability</li> </ul>  | PCICLK4 14                                  | 43 V <sub>DD</sub> 3.3CPU       |
| DESCRIPTION   | PCICLK5 15                                  | 42 CPUCLK3                      |
| The PCK2020 is a clock synthesizer/driver for a Pentium III and   | V <sub>DD</sub> 3.3PCI 16                   | 41 CPUCLK3                      |
| other similar processors.   | PCICLK6 17                                  | 40 V <sub>SS</sub> CPU          |
| The PCK2020 has four differential pair CPU current source outputs,  | PCICLK7 18                                  | 39 I_REF                        |
| two Mref clock outputs running at 1/2 the CPU clock frequency   | V <sub>SS</sub> PCI 19                      | 38 V <sub>DD</sub> 3.3Core      |
| depending on the state of SEL133/100 pin and four 3V66 clocks running at 66 MHz. There are ten PCI clock outputs running at | PCICLK8 20                                  | 37 V <sub>SS</sub> Core         |
| 33 MHz and two 48 MHz clocks. Finally, there are two 3.3 V  | PCICLK9 21                                  | 36 V <sub>DD</sub> 3.3          |
| reference clocks at 14.318 MHz. All clock outputs meet Intel's drive  | V <sub>DD</sub> 3.3PCI 22                   | 35 3V66_0                       |
| strength, rise/fall times, jitter, accuracy, and skew requirements.   | SEL100/133 23                               | 34 3V66_1                       |
| The part possesses a dedicated power-down input pin for power<br>management control. This input is synchronized on-chip and | V <sub>SS</sub> USB 24                      | 33 V <sub>SS</sub>              |
| ensures glitch-free output transitions.   | 48MHz0/SeIA 25<br>48MHz1/SeIB 26            | 32 V <sub>SS</sub><br>31 3V66 2 |
|   | 48MH21/SelB 26<br>V <sub>DD</sub> 3.3USB 27 | 30 3V66_3                       |
|   | PWRDWN [28                                  | 29 V <sub>DD</sub> 3.3          |
|   |   |                                 |

### **ORDERING INFORMATION**

| PACKAGES            | TEMPERATURE RANGE (°C) | ORDER CODE | DRAWING NUMBER |  |
|---------------------|------------------------|------------|----------------|--|
| 56-Pin Plastic SSOP | 0 to +70               | PCK2020 DL | SOT371-1       |  |

Intel and Pentium are registered trademarks of Intel Corporation.

SW00577


PCK2020

### **PIN DESCRIPTION**

| PIN NUMBER                              | SYMBOL                         | FUNCTION  |  |
|---|--------------------------------|---|--|
| 1                                       | V <sub>SS</sub> Ref            |   |  |
| 2, 3                                    | Ref0/MultSel0<br>Ref1/MultSel1 | During power up, pins functions as a latched inputs that enables MULTSEL0 and MULTSEL1 prior to the pins being used for output of 3 V at 14.318 MHz. Part must be clocked to latch data in.                     |  |
| 4                                       | V <sub>DD</sub> 3.3Ref         |   |  |
| 5                                       | XTAL_IN                        | Crystal input   |  |
| 6                                       | XTAL_OUT                       | Crystal output  |  |
| 7, 13, 19                               | V <sub>SS</sub> PCI            |   |  |
| 8, 9, 11, 12, 14, 15, 17,<br>18, 20, 21 | PCICLK[0-9]                    | 3.3 V PCI clock outputs fixed at 33 MHz.  |  |
| 10, 16, 22                              | V <sub>DD</sub> 3.3PCI         |   |  |
| 23                                      | SEL100/133                     | Select input pin for enabling 133 MHz or 100 MHz CPU outputs.   |  |
| 24                                      | V <sub>SS</sub> USB            |   |  |
| 25, 26                                  | 48 MHz/SelA<br>48 MHz/SelB     | 3.3 V fixed 48 MHz clock outputs. During power up, pins functions as latched inputs that enables SELA and SELB prior to the pins being used for output of 3 V at 48 MHz. Part must be clocked to latch data in. |  |
| 27                                      | V <sub>DD</sub> 3.3USB         |   |  |
| 28                                      | PWRDWN                         | Device enters power down mode when held low. Asserts low.   |  |
| 29, 36                                  | V <sub>DD</sub> 3.3            |   |  |
| 30, 31, 34, 35                          | 3V66[0–3]                      | 3.3 V fixed 66 MHz CPU clock outputs.   |  |
| 32, 33                                  | V <sub>SS</sub>                |   |  |
| 37                                      | V <sub>SS</sub> Core           |   |  |
| 38                                      | V <sub>DD</sub> 3.3Core        | 3.3 V power supply for analog circuits.   |  |
| 39                                      | I_REF                          | This pin controls the reference current for the host pairs. This pin requires a fixed precision resistor tied to ground in order to establish the correct current.  |  |
| 40, 46                                  | V <sub>SS</sub> CPU            |   |  |
| 41, 44, 47, 50                          | CPUCLK[0-3]                    |   |  |
| 42, 45, 48, 51                          | CPUCLK[0-3]                    |   |  |
| 43, 49                                  | V <sub>DD</sub> 3.3CPU         |   |  |
| 52                                      | SPREAD                         | Enables spread spectrum mode when held low on differential host outputs, MREF/MREF_B clocks, 66 MHz clocks, and 33 MHz PCI clocks. Asserts low.   |  |
| 53                                      | V <sub>SS</sub> M              |   |  |
| 54                                      | 3VMref_b                       | 3.3 V clock outputs running at 1/2 CPU clock frequency. 66 MHz or 50 MHz dependir<br>on the state of input pin SEL133/100. (Out of phase with 3VMREF output).   |  |
| 55                                      | 3VMref                         | 3.3 V clock outputs running at 1/2 CPU clock frequency. 66 MHz or 50 MHz depending on the state of input pin SEL133/100.  |  |
| 56                                      | V <sub>DD</sub> 3.3M           | 3.3 V power supply  |  |

PCK2020

### **BLOCK DIAGRAM**



### **FUNCTION TABLES**

| SEL<br>100/133 | SELA | SELB | HOST                   | M <sub>REF</sub>      | 3V66                  | 3V33 PCI              | 48 MHz | REF        |
|----------------|------|------|------------------------|-----------------------|-----------------------|-----------------------|--------|------------|
| 0              | 0    | 0    | 100 MHz                | 50 MHz                | 66.7 MHz              | 33.3 MHz              | 48 MHz | 14.318 MHz |
| 0              | 0    | 1    | 105 MHz <sup>1</sup>   | 52.5 MHz <sup>1</sup> | 70 MHz <sup>1</sup>   | 35 MHz <sup>1</sup>   | 48 MHz | 14.318 MHz |
| 0              | 1    | 0    | 200 MHz                | 50 MHz                | 66.7 MHz              | 33.3 MHz              | N/A    | N/A        |
| 0              | 1    | 1    | HI-Z                   | HI-Z                  | HI-Z                  | HI-Z                  | HI-Z   | HI-Z       |
| 1              | 0    | 0    | 133 MHz                | 66.7 MHz              | 66.7 MHz              | 33.3 MHz              | 48 MHz | 14.318 MHz |
| 1              | 0    | 1    | 126.7 MHz <sup>1</sup> | 63.3 MHz <sup>1</sup> | 63.3 MHz <sup>1</sup> | 31.7 MHz <sup>1</sup> | 48 MHz | 14.318 MHz |
| 1              | 1    | 0    | 200 MHz                | 66.7 MHz              | 66.7 MHz              | 33.3 MHz              | 48 MHz | 14.318 MHz |
| 1              | 1    | 1    | TCLK/2                 | TCLK/4                | TCLK/4                | TCLK/8                | TCLK/2 | TCLK       |

#### NOTE:

1. These frequencies are for debug and thus can vary a small amount from the values listed at the vendor's discretion.

| SEL<br>100/133 | SELA | SELB | HOST                                  |
|----------------|------|------|---------------------------------------|
| 0              | 0    | 0    | Active 100 MHz                        |
| 0              | 0    | 1    | Active 100 MHz – ~5% over-clock       |
| 0              | 1    | 0    | 200 MHz, 50 MHz M <sub>REF</sub>      |
| 0              | 1    | 1    | HI-Z all outputs                      |
| 1              | 0    | 0    | Active 133 MHz                        |
| 1              | 0    | 1    | Active 133.3 MHz minus ~5 under-clock |
| 1              | 1    | 0    | 200 MHz, 66 MHz M <sub>REF</sub>      |
| 1              | 1    | 1    | Test mode                             |

### POWER DOWN MODE

| PWRDWN                    | HOST/HOST_BAR                         | MREF/MREF_B | 3V66 | PCI | 48 MHz | REF | 14.318/66 MHz Seeds |
|---------------------------|---------------------------------------|-------------|------|-----|--------|-----|---------------------|
| Asserts low<br>0 = Active | HOST = 2*I <sub>REF</sub><br>HOST_BAR | LOW         | LOW  | LOW | LOW    | OFF | LOW/(if applicable) |

#### NOTE:

1. The differential outputs should have a voltage forced across them when power down is asserted.

### SPREAD SPECTRUM FUNCTION TABLE

| SPREAD | FUNCTION  | 48 MHz PLL<br>REF/MULTSEL0<br>REF/MULTSEL1 |
|--------|---|--|
| Ŧ      | HOST/PCI/3V66/M <sub>REF</sub> /M <sub>REF_B</sub><br>No spread         | No spread                                  |
| ō      | HOST/PCI/3V66/M <sub>REF</sub> /M <sub>REF_B</sub><br>Down spread –0.5% | No spread                                  |

### PCK2020

### HOST SWING SELECT FUNCTIONS - TABLE 1

| MULTSEL0 | MULTSEL1 | BOARD<br>IMPEDANCE | I <sub>REF</sub>   | I <sub>ОН</sub>                                   | V <sub>OH</sub> @ I <sub>REF</sub> = 2.32 mA |
|----------|----------|--------------------|--|---|--|
| 0        | 0        | 60 Ω               | R <sub>REF</sub> = 475 1%<br>I <sub>REF</sub> = −2.32 mA                   | I <sub>OH</sub> = 5 <sup>*</sup> I <sub>REF</sub> | 0.71 V                                       |
| 0        | 0        | 50 Ω               | R <sub>REF</sub> = 475 1%<br>I <sub>REF</sub> = –2.32 mA                   | $I_{OH} = 5*I_{REF}$                              | 0.59 V                                       |
| 0        | 1        | 60 Ω               | R <sub>REF</sub> = 475 1%<br>I <sub>REF</sub> = −2.32 mA                   | $I_{OH} = 6*I_{REF}$                              | 0.85 V                                       |
| 0        | 1        | <b>50</b> Ω        | R <sub>REF</sub> = 475 1%<br>I <sub>REF</sub> = −2.32 mA                   | I <sub>OH</sub> = 6 <sub>REF</sub>                | 0.71 V                                       |
| 1        | 0        | 60 Ω               | R <sub>REF</sub> = 475 1%<br>I <sub>REF</sub> = −2.32 mA                   | $I_{OH} = 4*I_{REF}$                              | 0.56 V                                       |
| 1        | 0        | 50 Ω               | R <sub>REF</sub> = 475 1%<br>I <sub>REF</sub> = −2.32 mA                   | $I_{OH} = 4*I_{REF}$                              | 0.47 V                                       |
| 1        | 1        | 60 Ω               | R <sub>REF</sub> = 475 1%<br>I <sub>REF</sub> = −2.32 mA                   | $I_{OH} = 7*I_{REF}$                              | 0.99 V                                       |
| 1        | 1        | 50 Ω               | R <sub>REF</sub> = 475 1%<br>I <sub>REF</sub> = −2.32 mA                   | $I_{OH} = 7*I_{REF}$                              | 0.82 V                                       |
| 0        | 0        | 30 Ω               | R <sub>REF</sub> = 221 1%<br>I <sub>REF</sub> = −5 mA                      | $I_{OH} = 5*I_{REF}$                              | 0.75 V                                       |
| 0        | 0        | 25 Ω               | R <sub>REF</sub> = 221 1%<br>I <sub>REF</sub> = −5 mA                      | $I_{OH} = 5*I_{REF}$                              | 0.62 V                                       |
| 0        | 1        | 30 Ω               | R <sub>REF</sub> = 221 1%<br>I <sub>REF</sub> = −5 mA                      | $I_{OH} = 6*I_{REF}$                              | 0.90 V                                       |
| 0        | 1        | 25 Ω               | R <sub>REF</sub> = 221 1%<br>I <sub>REF</sub> = -5 mA                      | $I_{OH} = 6*I_{REF}$                              | 0.75 V                                       |
| 1        | 0        | <b>30</b> Ω        | $R_{REF} = 221 \ 1\% \qquad I_{OH} = 4*I_{REF}$ $I_{REF} = -5 \ \text{mA}$ |   | 0.60 V                                       |
| 1        | 0        | 25 Ω               | $R_{REF} = 221 \ 1\% \qquad I_{OH} = 4*I_{REF}$ $I_{REF} = -5 \ mA$        |   | 0.50 V                                       |
| 1        | 1        | 30 Ω               | $R_{REF} = 221 \ 1\% \qquad I_{OH} = 7^* I_{REF}$ $I_{REF} = -5 \ mA$      |   | 1.05 V                                       |
| 1        | 1        | 25 Ω               | R <sub>REF</sub> = 221 1%<br>I <sub>REF</sub> = –5 mA                      | I <sub>OH</sub> = 7*I <sub>REF</sub>              | 0.84 V                                       |

#### NOTE:

1. In Table 1, the outputs are optimized for the configurations in  ${\mbox{bold}}.$ 

|                  | CONDITIONS                  | CONFIGURATION                    | LOAD                                      | MIN.                                   | MAX.                                   |
|------------------|-----------------------------|----------------------------------|---|--|--|
| I <sub>OUT</sub> | V <sub>DD</sub> = 3.3 V     | All combinations,<br>see Table 1 | Nominal test load for given configuration | –7% of I <sub>OH</sub><br>See Table 1  | +7% of I <sub>OH</sub><br>See Table 1  |
| IOUT             | V <sub>DD</sub> = 3.3 V ±5% | All combinations, see Table 1    | Nominal test load for given configuration | –12% of I <sub>OH</sub><br>See Table 1 | +12% of I <sub>OH</sub><br>See Table 1 |

### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

| OVMDOL           | DADAMETED   |   | I    | IMITS                 | UNIT |
|------------------|---|---|------|-----------------------|------|
| SYMBOL           | PARAMETER   | CONDITION   | MIN  | MAX                   |      |
| V <sub>DD3</sub> | DC 3.3 V supply   |   | -0.5 | +4.6                  | V    |
| I <sub>IK</sub>  | DC input diode current  | V <sub>1</sub> < 0  |      | -50                   | mA   |
| VI               | DC input voltage  | Note 2  |      |                       | V    |
| I <sub>OK</sub>  | DC output diode current                                       | $V_{\rm O}$ > $V_{\rm DD}$ or $V_{\rm O}$ < 0                                   |      | ±50                   | mA   |
| V <sub>O</sub>   | DC output voltage   | Note 2  | -0.5 | V <sub>DD</sub> + 0.5 | V    |
| Ι <sub>Ο</sub>   | DC output source or sink current                              | $V_{O} = 0$ to $V_{DD}$   |      | ±50                   | mA   |
| T <sub>STG</sub> | Storage temperature range                                     |   | -65  | +150                  | °C   |
| P <sub>TOT</sub> | Power dissipation per package<br>plastic medium-shrink (SSOP) | For temperature range: -40 to +125°C above +55°C derate linearly with 11.3 mW/K |      | 850                   | mW   |

NOTES:

 Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### **RECOMMENDED OPERATING CONDITIONS**

| SYMBOL           | PARAMETER   | CONDITIONS   | LIM                        | UNIT                       |                            |
|------------------|---|--|----------------------------|----------------------------|----------------------------|
| STMBOL           | FANAMETEN   | CONDITIONS   | MIN                        | MAX                        | UNIT                       |
| V <sub>DD3</sub> | DC 3.3 V supply voltage   |  | 3.135                      | 3.465                      | V                          |
| A <sub>VDD</sub> | DC 3.3 V analog supply voltage  |  | 3.135                      | 3.465                      | V                          |
| CL               | Capacitive load on:<br>PCICLK<br>3V66<br>48 MHz clock<br>REF<br>M <sub>REF</sub> , M <sub>REF_BAR</sub> | Must meet PCI 2.1 requirements<br>1 device load, possible 2 loads<br>1 device load<br>1 device load<br>1 device load | 10<br>10<br>10<br>10<br>10 | 30<br>30<br>20<br>20<br>30 | pF<br>pF<br>pF<br>pF<br>pF |
| f <sub>REF</sub> | Reference frequency, oscillator normal value  |  | 14.31818                   | 14.31818                   | MHz                        |
| T <sub>amb</sub> | Operating ambient temperature range in free air   |  | 0                          | +70                        | °C                         |

#### **POWER MANAGEMENT**

| CONDITION                                   | MAXIMUM 3.3 V SUPPLY CONSUMPTION<br>MAXIMUM DISCRETE CAP LOADS, V <sub>DDL</sub> = 3.465 V<br>ALL STATIC INPUTS = V <sub>DD3</sub> OR V <sub>SS</sub> |  |
|---|---|--|
| Power-down mode ( $\overline{PWRDWN} = 0$ ) | 60 mA   |  |
| Full active 100/133 MHz                     | 250 mA  |  |

### **DC CHARACTERISTICS**

|                  |  |                       | TEAT AGNIDITION                              | 10                   |                       | LIMITS     |                           |      |
|------------------|--|-----------------------|--|----------------------|-----------------------|------------|---------------------------|------|
| SYMBOL           | PARAMETER  |                       | TEST CONDITION                               | 15                   | T <sub>amb</sub>      | = 0°C to + | ⊦70°C                     | UNIT |
|                  |  | V <sub>DD</sub> (V)   | ОТ   | HER                  | MIN                   | ТҮР        | MAX                       | 1    |
| V <sub>IH</sub>  | HIGH level input voltage   | 3.135 to 3.465        |  |                      | 2.0                   |            | V <sub>DD3</sub> +<br>0.3 | V    |
| V <sub>IL</sub>  | LOW level input voltage  | 3.135 to 3.465        |  |                      | V <sub>SS</sub> – 0.3 |            | 0.8                       | V    |
| V <sub>OH3</sub> | 3.3 V output HIGH voltage<br>REF, 3V48M, 3V66, MREF,<br>MREF_BAR, 48 MHz | 3.135 to 3.465        | I <sub>OH</sub> = -1 mA                      |                      | 2.0                   |            | -                         | V    |
| V <sub>OL3</sub> | 3.3 V output LOW voltage<br>REF, 3V48M, 3V66, MREF,<br>MREF_BAR, 48 MHz  | 3.135 to 3.465        | I <sub>OH</sub> = 1 mA                       |                      | -                     |            | 0.4                       | v    |
| V <sub>OHP</sub> | 3.3 V output HIGH voltage<br>PCI   | 3.135 to 3.465        | I <sub>OH</sub> = -1 mA                      |                      | 2.4                   |            | -                         | V    |
| V <sub>OLP</sub> | 3.3 V output LOW voltage PCI   | 3.135 to 3.465        | I <sub>OH</sub> = 1 mA                       |                      | -                     |            | 0.55                      | V    |
| l                | PCI, 3V66<br>3VMREF  | 3.135                 | V <sub>OUT</sub> = 1.0 V                     | Type 5               | -33                   |            |                           | mA   |
| ЮН               | 3VMREF_BAR<br>output HIGH current  | 3.465                 | V <sub>OUT</sub> = 3.135 V                   | 12–55 Ω              |                       |            | -33                       |      |
| I <sub>OH</sub>  | 48 MHz, REF  | 3.135                 | V <sub>OUT</sub> = 1.0 V                     | Туре 3               | -29                   |            |                           | mA   |
| ЧОН              | output HIGH current  | 3.465                 | V <sub>OUT</sub> = 3.135 V                   | 20 <del>-</del> 60 Ω |                       |            | -23                       |      |
| I <sub>OH</sub>  | HOST/HOST_BAR<br>OUTPUT CURRENT  | 3.135 to 3.465        | 0.66 V<br>0.76 V                             | Туре Х1              | -11                   |            | -12.7                     | mA   |
|                  | PCI, 3V66<br>3VMREF  | 3.135                 | V <sub>OUT</sub> = 1.95 V                    | Туре 5               | 30                    |            |                           |      |
| I <sub>OL</sub>  | 3VMREF_BAR<br>output LOW current   | 3.465                 | V <sub>OUT</sub> = 0.4 V                     | 12–55 Ω              |                       |            | 38                        | mA   |
|                  | 48 MHz, REF  | 3.135                 | V <sub>OUT</sub> = 1.95 V                    | Туре 3               | 29                    |            |                           |      |
| IOL              | output LOW current   | 3.465                 | $V_{OUT} = 0.4 V$                            | 20–60 Ω              |                       |            | 27                        | mA   |
| V <sub>OL</sub>  | HOST/HOST_BAR  | V <sub>SS</sub> = 0.0 | Rs = 33.2 Ω<br>Rp = 49.9 Ω                   | Type X1              | 0.0                   |            | 0.05                      | V    |
| ±II              | Input leakage current  | 3.365                 | $0 < V_{IN} < V_{DD3}$                       |                      | -5                    |            | 5                         | μΑ   |
| ±loz             | 3-State output OFF-State<br>current                                      | 3.465                 | V <sub>OUT</sub> =<br>V <sub>DD</sub> or GND | I <sub>O</sub> = 0   |                       |            | 10                        | μA   |
| Cin              | Input pin capacitance  |                       |  |                      |                       |            | 5                         | pF   |
| Cxtal            | Crystal input capacitance  |                       |  |                      | 13.5                  |            | 22.5                      | pF   |
| Cout             | Output pin capacitance   |                       |  |                      |                       |            | 6                         | pF   |

#### NOTE:

1. All clock outputs loaded with maximum lump capacitance test load specified in AC characteristics section.

### PCK2020

#### **AC CHARACTERISTICS**

### V<sub>DD3</sub> = 3.3 V –5%; f<sub>crystal</sub> = 14.31818 MHz HOST CLOCK OUTPUTS (SEE FIGURE 1 FOR WAVEFORMS AND FIGURE 6 FOR TEST SETUP)

| 0///201             |                                  | LIMITS<br>T <sub>amb</sub> = 0°C to +70°C |                     |                     |                     |       |                |
|---------------------|----------------------------------|---|---------------------|---------------------|---------------------|-------|----------------|
| SYMBOL              | PARAMETER                        | 133 MHz MODE                              |                     | 100 MHZ MODE        |                     | UNITS | NOTES          |
|                     |                                  | MIN                                       | MAX                 | MIN                 | MAX                 | 1     |                |
| T <sub>PKP</sub>    | HOST CLK period                  | 7.5                                       | 7.65                | 10.0                | 10.2                | ns    | 11, 14, 20     |
| AbsMinPeriod        | Absolute Minimum Host CLK Period | 7.35                                      | N/A                 | 9.85                | N/A                 | ns    | 11, 14, 20     |
| T <sub>RISE</sub>   | HOST CLK rise time               | 175                                       | 700                 | 175                 | 700                 | ps    | 11, 15, 20     |
| T <sub>FALL</sub>   | HOST CLK fall time               | 175                                       | 700                 | 175                 | 700                 | ps    | 11, 15, 20     |
| T <sub>JITTER</sub> | HOST CLK cycle-to-cycle jitter   |   | 200                 |                     | 200                 | ps    | 11, 12, 14, 20 |
| DUTY CYCLE          | Output duty cycle                | 45  | 55                  | 45                  | 55                  | %     | 11, 14, 20     |
| T <sub>SKEW</sub>   | HOST CLK pin-to-pin skew         |   | 150                 |                     | 150                 | ps    | 11, 14, 20     |
| Rise/Fall Matching  | Rise and fall time matching      |   | 35%                 |                     | 35%                 |       | 11, 16, 20     |
| Vcrossover          |                                  | 45% V <sub>OH</sub>                       | 60% V <sub>OH</sub> | 45% V <sub>OH</sub> | 60% V <sub>OH</sub> | V     | 11, 14, 20     |

#### **MREF OUTPUTS**

|                     |                       |        |        | IITS<br>C to +70°C |        |       |           |
|---------------------|-----------------------|--------|--------|--------------------|--------|-------|-----------|
| SYMBOL              | PARAMETER             | 133 MH | z MODE | 100 MH:            | z MODE | UNITS | NOTES     |
|                     |                       | MIN    | MAX    | MIN                | MAX    | 1     |           |
| T <sub>PKP</sub>    | MREF period           | 15.0   | 15.3   | 20.0               | 20.4   | ns    | 2, 9, 20  |
| Т <sub>РКН</sub>    | MREF HIGH time        | 5.25   | N/A    | 7.5                | N/A    | ns    | 5, 10, 20 |
| T <sub>PKL</sub>    | MREF LOW time         | 5.05   | N/A    | 7.3                | N/A    | ns    | 6, 10, 20 |
| T <sub>RISE</sub>   | MREF rise time        | 0.5    | 2.0    | 0.5                | 2.0    | ns    | 8, 20     |
| T <sub>FALL</sub>   | MREF fall time        | 0.5    | 2.0    | 0.5                | 2.0    | ns    | 8, 20     |
| T <sub>JITTER</sub> | Cycle-to-cycle jitter |        | 250    |                    | 250    | ps    | 18, 20    |
| DUTY CYCLE          | Output Duty Cycle     | 45     | 55     | 45                 | 55     | %     | 18, 20    |

### **3V66 OUTPUTS**

|                     |                       |        |         | IITS<br>C to +70°C |              | UNIT |             |
|---------------------|-----------------------|--------|---------|--------------------|--------------|------|-------------|
| SYMBOL              | PARAMETER             | 133 MH | Iz MODE | 100 MH             | 100 MHz MODE |      | NOTES       |
|                     |                       | MIN    | MAX     | MIN                | MAX          | 1    |             |
| T <sub>PKP</sub>    | 3V66 period           | 15.0   | 16.0    | 15.0               | 16.0         | ns   | 2, 4, 9, 20 |
| T <sub>PKH</sub>    | 3V66 HIGH time        | 5.25   | N/A     | 5.25               | N/A          | ns   | 5, 10, 20   |
| T <sub>PKL</sub>    | 3V66 LOW time         | 5.05   | N/A     | 5.05               | N/A          | ns   | 6, 10, 20   |
| T <sub>RISE</sub>   | 3V66 rise time        | 0.5    | 2.0     | 0.5                | 2.0          | ns   | 8, 20       |
| T <sub>FALL</sub>   | 3V66 fall time        | 0.5    | 2.0     | 0.5                | 2.0          | ns   | 8, 20       |
| T <sub>JITTER</sub> | Cycle-to-cycle jitter |        | 300     |                    | 300          | ps   | 18, 20      |
| DUTY CYCLE          | Output Duty Cycle     | 45     | 55      | 45                 | 55           | %    | 18, 20      |
| T <sub>SKEW</sub>   | Pin-to-pin skew       |        | 250     |                    | 250          | ps   | 20          |

### **PCI OUTPUTS**

|                     |                       |        | LIMITS<br>T <sub>amb</sub> = 0°C to +70°C |              |     |       |             |  |
|---------------------|-----------------------|--------|---|--------------|-----|-------|-------------|--|
| SYMBOL              | PARAMETER             | 133 MF | Iz MODE                                   | 100 MHz MODE |     | UNITS | NOTES       |  |
|                     |                       | MIN    | MAX                                       | MIN          | MAX | 1     |             |  |
| T <sub>PKP</sub>    | PCI period            | 30.0   | N/A                                       | 30.0         | N/A | ns    | 2, 3, 9, 20 |  |
| Т <sub>РКН</sub>    | PCI HIGH time         | 12.0   | N/A                                       | 12.0         | N/A | ns    | 5, 10, 20   |  |
| T <sub>PKL</sub>    | PCI LOW time          | 12.0   | N/A                                       | 12.0         | N/A | ns    | 6, 10, 20   |  |
| T <sub>RISE</sub>   | PCI rise time         | 0.5    | 2.0                                       | 0.5          | 2.0 | ns    | 8, 20       |  |
| T <sub>FALL</sub>   | PCI fall time         | 0.5    | 2.0                                       | 0.5          | 2.0 | ns    | 8, 20       |  |
| T <sub>JITTER</sub> | Cycle-to-cycle jitter |        | 500                                       |              | 500 | ps    | 18, 20      |  |
| DUTY CYCLE          | Output Duty Cycle     | 45     | 55  | 45           | 55  | %     | 18, 20      |  |
| T <sub>SKEW</sub>   | Pin-to-pin skew       |        | 500                                       |              | 500 | ps    | 18, 20      |  |

### USB CLOCK OUTPUT, 48 MHz (LUMP CAPACITANCE TEST LOAD = 20 pF)

|                     |                       |        | LIMITS<br>T <sub>amb</sub> = 0°C to +70°C |      |     |     |        |
|---------------------|-----------------------|--------|---|------|-----|-----|--------|
| SYMBOL              | PARAMETER             |        | 48 M                                      | ЛНz  |     |     | NOTES  |
|                     |                       | MIN    | MAX                                       | MIN  | MAX | 1   |        |
| f                   | Frequency, Actual     | 48.008 |   |      | MHz |     |        |
| f <sub>D</sub>      | Deviation from 48 MHz |        | +167                                      |      |     | ppm |        |
| T <sub>HKL</sub>    | 3V48MHZCLK LOW time   | 5.05   | N/A                                       | 5.05 | N/A | ns  | 20     |
| T <sub>RISE</sub>   | 3V48MHZCLK rise time  | 1.0    | 4.0                                       | 1.0  | 4.0 | ns  | 8, 20  |
| T <sub>FALL</sub>   | 3V48MHZCLK fall time  | 1.0    | 4.0                                       | 1.0  | 4.0 | ns  | 8, 20  |
| T <sub>JITTER</sub> | Cycle-to-cycle jitter |        | 350                                       |      | 350 | ps  | 18, 20 |
| DUTY CYCLE          | Output Duty Cycle     | 45     | 55  | 45   | 55  | %   | 18, 20 |

### REF CLOCK OUTPUT, (LUMP CAPACITANCE TEST LOAD = 20 pF)

| SYMBOL              | SYMBOL PARAMETER      |        | LIM<br>T <sub>amb</sub> = 0°0 |      | NOTES |     |        |
|---------------------|-----------------------|--------|-------------------------------|------|-------|-----|--------|
|                     |                       |        | 48                            |      | i     |     | NOTED  |
|                     |                       | MIN    | MAX                           | MIN  | MAX   |     |        |
| f                   | Frequency, Actual     | 14.318 |                               |      |       | MHz | 20     |
| T <sub>HKL</sub>    | REF CLK LOW time      | 31.0   | 36.67                         | 31.0 | 36.67 | ns  | 20     |
| Т <sub>НКН</sub>    | REF CLK HIGH time     | 32.0   | 37.5                          | 32.0 | 37.5  | ns  | 20     |
| T <sub>RISE</sub>   | REF CLK rise time     | N/A    | N/A                           | N/A  | N/A   | ns  | 8, 20  |
| T <sub>FALL</sub>   | REF CLK fall time     | N/A    | N/A                           | N/A  | N/A   | ns  | 8, 20  |
| T <sub>JITTER</sub> | Cycle-to-cycle jitter |        | 1000                          |      | 1000  | ps  | 18, 20 |
| DUTY CYCLE          | Output Duty Cycle     | 45     | 55                            | 45   | 55    | %   | 18, 20 |

### **ALL OUTPUTS**

|                     |                                       |        | LIM<br>T <sub>amb</sub> = 0°0 | ITS<br>C to +70°C |        |       |       |
|---------------------|---------------------------------------|--------|-------------------------------|-------------------|--------|-------|-------|
| SYMBOL              | PARAMETER                             | 133 MH | z MODE                        | 100 MHz           | z MODE | UNITS | NOTES |
|                     |                                       | MIN    | MAX                           | MIN               | MAX    | 1     |       |
| TpZL, tpZH          | Output enable delay (all outputs)     | 1.0    | 10.0                          | 1.0               | 10.0   | ns    | 20    |
| TpLZ, tpZH          | Output disable delay (all outputs)    | 1.0    | 10.0                          | 1.0               | 10.0   | ns    | 20    |
| T <sub>STABLE</sub> | All clock Stabilization from Power-up |        | 3                             |                   | 3      | ms    | 7, 20 |

### PCK2020

#### GROUP OFFSET LIMITS

| GROUP       | OFFSET                   | MEASUREMENT LOADS (LUMPED)  | MEASURE POINTS              | NOTES  |
|-------------|--------------------------|-----------------------------|-----------------------------|--------|
| 3V66 to PCI | 1.5–3.5 ns<br>3V66 leads | 3V66 @ 30 pf<br>PCI @ 30 pf | 3V66 @ 1.5 V<br>PCI @ 1.5 V | 19, 20 |

NOTES:

1. Output drivers must have monotonic rise/fall times through the specified V<sub>OL</sub>/V<sub>OH</sub> levels.

2. Period, jitter, offset and skew measured on rising edge @ 1.25 V for 2.5 V clocks and @ 1.5 V for 3.3 V clocks.

The PCI clock is the Host clock divided by four at Host = 133 MHz. PCI clock is the Host clock divided by three at Host = 100 MHz.

3V66 is internal VCO frequency divided by four for Host = 133 MHz. 3V66 clock is internal VCO frequency divided by three at Host = 4. 100 MHz.

 $T_{\rm HKH}$  is measured at 2.0 V for 2.5 V outputs and 2.4 V for 3.3 V outputs as shown in Figure 7. 5.

 $T_{\mbox{\scriptsize HKL}}$  is measured at 0.4 V for all outputs as shown in Figure 7. 6.

7. The time is specified from when V<sub>DDQ</sub> achieves its normal operating level (typical condition V<sub>DDQ</sub> = 3.3 V) until the frequency output is stable and operating within specification.

T<sub>HRISE</sub> and T<sub>HFALL</sub> are measured as a transition through the threshold region V<sub>OL</sub> = 0.4 V and V<sub>OH</sub> = 2.4 V (1 mA) JEDEC specification. 8.

9. The average period over any 1 µs period of time must be greater than the minimum specified period.

10. Calculated at minimum edge-rate (1 V/ns) to guarantee 45/55% duty-cycle. Pulse width is required to be wider at faster edge-rate to ensure duty-cycle specification is met.

11. Test load is Rs = 33.2 Ω, Rp = 49.9 Ω.

12. Must be guaranteed in a realistic system environment.

13. Configured for  $V_{OH} = 0.71$  V in a 50  $\Omega$  environment.

14. Measured at crossing points.

15. Measured at 20% to 80%.

16. Determined as a fraction of  $2^*$  (Trp–Trn)/(Trp+Trn) where Trp is a rising edge and Trn is an intersecting falling edge. 17. Voltage measure point (Vm = 1.25 V). V<sub>DD</sub> = 2.5 V.

18. Voltage measure point (Vm = 1.5 V). V<sub>DD</sub> = 3.3 V.


19. All offsets are to be measured at rising edges.

20. Parameters are guaranteed by design.

### PCK2020

### AC WAVEFORMS

 $V_M$  = 1.25 V @ V\_DDL and 1.5 V @ V\_DD3 V\_X = V\_{OL} + 0.3 V V\_Y = V\_{OH} - 0.3 V V\_{OL} and V\_{OH} are the typical output voltage drop that occur with the output load.



#### Figure 1. Host clock




Figure 2. 3.3 V clock waveforms





Figure 3. State enable and disable times

PCK2020

## CK00 (100/133MHz) spread spectrum differential system clock generator









Figure 5. Power management

PCK2020







Figure 7. 2.5 V/3.3 V clock waveforms

Product specification

PCK2020



#### Data sheet status

| Data sheet<br>status      | Product<br>status | Definition <sup>[1]</sup>  |
|---------------------------|-------------------|--|
| Objective specification   | Development       | This data sheet contains the design target or goal specifications for product development.<br>Specification may change in any manner without notice.   |
| Preliminary specification | Qualification     | This data sheet contains preliminary data, and supplementary data will be published at a later date.<br>Philips Semiconductors reserves the right to make changes at any time without notice in order to<br>improve design and supply the best possible product. |
| Product specification     | Production        | This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.   |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

Date of release: 11-00

Document order number:

9397 750 07818

Let's make things better.



