



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



DATA SHEET

PCK3807A

1:10 LVTTL clock distribution device

Product data sheet
Supersedes data of 2003 Jun 27

2004 Aug 27

1:10 LVTTTL clock distribution device

PCK3807A

DESCRIPTION

This low skew clock driver offers 1:10 fan-out. The large fan out from a single input reduces loading on the preceding driver and provides an efficient clock distribution network. The PCK3807A offers low capacitance inputs with hysteresis for improved noise margins. Multiple power and grounds reduce noise. Typical applications are clock and signal distribution.

The PCK3807A operates from a single 2.5 V or 3.3 V supply voltage and over the full industrial temperature range of $-40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$.

FEATURES


- Low output skew < 120 ps (max)
- Very low duty cycle distortion < 200 ps (max) for $V_{CC} = 2.5\text{ V}$

- High speed: propagation delay < 3.5 ns (max)
- Very low CMOS power levels
- TTL compatible inputs and outputs
- 1:10 fanout
- Maximum output rise and fall times < 1.5 ns
- Low input capacitance: 2.5 pF typical
- $V_{CC} = 2.3\text{ V}$ to 3.6 V
- Overvoltage tolerance on inputs
- Available in SSOP, TSSOP, SO and QSOP packages
- >150 MHz operation


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
20-Pin Plastic SO	$-40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$	PCK3807AD	SOT163-1
20-Pin Plastic SSOP	$-40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$	PCK3807ADB	SOT339-1
20-Pin Plastic TSSOP	$-40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$	PCK3807APW	SOT360-1
20-Pin Plastic SSOP (QSOP)	$-40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$	PCK3807ADS	SOT724-1

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



PIN DESCRIPTION

Symbol	Pin	Description
IN	1	Clock input
O1 to O10	3, 5, 7, 9, 11, 12, 14, 16, 18, 19	Clock outputs
GND	2, 10, 13, 17	Ground
V_{CC}	20	Supply voltage

1:10 LVTTTL clock distribution device

PCK3807A

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
V _{TERM} ²	Terminal voltage with respect to GND	-0.5	+4.6	V
V _{TERM} ³	Terminal voltage with respect to GND	-0.5	+7	V
V _{TERM} ⁴	Terminal voltage with respect to GND	-0.5	V _{CC} +0.5	V
T _{stg}	Storage temperature	-65	+150	°C
I _O	DC output current	-60	+60	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} terminals.
- Input terminal.
- Outputs terminals.

CAPACITANCE

T_{amb} = +25 °C, f = 1.0 MHz

SYMBOL	PARAMETER	CONDITIONS	TYP	MAX	UNIT
C _i	Input capacitance	V _{IN} = 0 V	2.5	4	pF
C _o	Output capacitance	V _{OUT} = 0 V	5.5	6	pF

NOTE:

- This parameter is measured at characterization but not tested.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V _{CC}	DC supply voltage	2.3	3.6	V
f _{IN}	Input signal frequency	0	150	MHz
T _{amb}	Operating free-air temperature range	-40	+85	°C
C _L	Output capacitance load	-	50	pF




Figure 1. Dynamic current vs. clock frequency, V_{CC} = 3.3 V

1:10 LVTTTL clock distribution device

PCK3807A

POWER SUPPLY CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNIT
ΔI_{CC}	Quiescent power supply current, TTL inputs HIGH	$V_{CC} = \text{max}; V_{IN} = V_{CC} - 0.6 \text{ V}$		–	3	30	μA
I_{CCD}	Dynamic power supply current	$V_{CC} = 2.7 \text{ V}$ Input toggling 50% duty cycle $V_{IN} = V_{CC}$ or GND	Outputs open	–	0.31	0.45	mA/MHz
			15 pF and 33 Ω load	–	1.0	–	
		$V_{CC} = 3.6 \text{ V}$	Outputs open	–	0.5	0.75	
			15 pF and 33 Ω load	–	1.5	–	
I_C	Total power supply current Dynamic power supply current	$V_{CC} = 2.7 \text{ V}$ Input toggling 50% duty cycle Outputs open	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$ $f_i = 50 \text{ MHz}$	–	15.5	22.8	mA
			$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$ $f_i = 150 \text{ MHz}$	–	50	75	
		$V_{CC} = 3.6 \text{ V}$	$f_i = 50 \text{ MHz}$	–	25	37	
			$f_i = 150 \text{ MHz}$	–	75	115	

NOTES:

- For conditions shown as Max or Min, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 3.3 \text{ V}$, +25°C ambient.
- Per TTL driven input ($V_{IN} = V_{CC} - 0.6 \text{ V}$).
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_C formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD}(f_i)$
 $I_{CC} = \text{Quiescent Current (} I_{CCL}, I_{CCH} \text{ and } I_{CCZ}\text{)}$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input (} V_{IN} = V_{CC} - 0.6 \text{ V)}$
 $D_H = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL Inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_i = \text{Input Frequency}$
 All currents are in milliamperes and all frequencies are in MHz

1:10 LVTTTL clock distribution device

PCK3807A

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGET_{amb} = -40 °C to +85 °C, V_{CC} = 3.3 V ± 0.3 V, unless otherwise specified

SYMBOL	PARAMETER	TEST CONDITIONS ¹	MIN	TYP	MAX	UNIT	
V _{IH}	HIGH-level input voltage (Input pins)	V _{CC} = 3.0 V to 3.6 V	2	–	5.5	V	
	HIGH-level input voltage (I/O pins)	V _{CC} = 2.3 V to 2.7 V	1.7	–	3.6		
V _{IL}	LOW-level input voltage (Input pins)	V _{CC} = 3.0 V to 3.6 V	–0.5	–	0.8	V	
	LOW-level input voltage (I/O pins)	V _{CC} = 2.3 V to 2.7 V	–0.5	–	0.7		
I _{IH}	HIGH-level input current (Input pins)	V _{CC} = Max	V _I = 5.5 V	–	–	± 1	μA
	HIGH-level input current (I/O pins)		V _I = V _{CC}	–	–	± 1	
I _{IL}	LOW-level input current (Input pins)	V _{CC} = Max	V _I = GND	–	–	± 1	μA
	LOW-level input current (I/O pins)		V _I = GND	–	–	± 1	
V _{IK}	Clamp diode voltage	V _{CC} = Min; I _{IN} = –18 mA	–	–0.7	–1.0	V	
I _{ODH}	HIGH-level input current	V _{CC} = 3.3 V; V _{IN} = V _{IH} or V _{IL} ; V _O = 1.5 V ³	–36	–120	–150	mA	
I _{ODL}	LOW-level input current	V _{CC} = 3.3 V; V _{IN} = V _{IH} or V _{IL} ; V _O = 1.5 V ³	50	150	200	mA	
V _{OH}	HIGH-level output voltage	V _{CC} = 2.3 V to 3.6 V	I _{OH} = –0.1 mA	V _{CC} – 0.2	–	–	V
		V _{CC} = 2.3 V	I _{OH} = –8 mA	1.9	–	–	
		V _{CC} = 3.0 V	I _{OH} = –8 mA	2.4 ⁶	3	–	
V _{OL}	LOW-level output voltage	V _{CC} = 2.3 V to 3.6 V	I _{OL} = 0.1 mA	–	–	0.2	V
		V _{CC} = 2.3 V	I _{OL} = 8 mA	–	–	0.3	
		V _{CC} = 3.0 V	I _{OL} = 16 mA	–	0.2	0.4	
		V _{CC} = 3.0 V	I _{OL} = 24 mA	–	0.3	0.5	
I _{OFF}	Input power off leakage	V _{CC} = 0 V; V _{IN} = 4.5 V	–	–	± 1	μA	
I _{OS}	Short circuit current ⁵	V _{CC} = Max; V _O = GND ⁴	0	–155	–240	mA	
V _{hys}	Input hysteresis	–	–	150	–	mV	
I _{CCL} I _{CCH}	Quiescent power supply current	V _{CC} = Max V _{IN} = GND or V _{CC}	–	0.1	10	μA	

NOTES:

- For conditions shown as Max or Min, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 3.3 V, +25 °C ambient.
- Duration of the test should not exceed one second.
- Not more than one output shorted at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- V_{OH} = V_{CC} – 0.6 V at rated current.

1:10 LVTTTL clock distribution device

PCK3807A

SWITCHING CHARACTERISTICS OVER OPERATING RANGE – INDUSTRIAL^{3,4}T_{amb} = -40 °C to +85 °C, V_{CC} = 3.3 V ± 0.3 V, unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS ¹	2.5 V ± 0.2 V		3.3 V ± 0.3 V		UNIT
			MIN ²	MAX	MIN ²	MAX	
t _{PLH} t _{PHL}	Propagation delay	50 Ω to V _{CC} /2; C _L = 10 pF (See Figure 2)	1.5	2.7	1.3	2.5	ns
t _R	Output rise time	or	–	1.0	–	1.0	ns
t _F	Output fall time		–	1.0		1.0	ns
t _{SK(o)}	Output skew: skew between outputs of same package (same transition)	50 Ω AC termination; C _L = 10 pF (See Figure 3);	–	0.12	–	0.12	ns
t _{SK(p)}	Pulse skew: skew between opposite transitions of same output (t _{PHL} –t _{PLH})	f ≤ 150 MHz; Outputs connected in groups of two	–	0.3	–	0.45	ns
t _{SK(t)}	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		–	0.6	–	0.6	ns
t _{PLH} t _{PHL}	Propagation delay		50 Ω to V _{CC} /2; C _L = 22 pF (See Figure 2)	1.5	3.5	1.5	3
t _R	Output rise time	or	–	1.0	–	1.0	ns
t _F	Output fall time		–	1.0		1.0	ns
t _{SK(o)}	Output skew: skew between outputs of same package (same transition)	50 Ω AC termination; C _L = 22 pF (See Figure 3);	–	0.12	–	0.12	ns
t _{SK(p)}	Pulse skew: skew between opposite transitions of same output (t _{PHL} –t _{PLH})	f ≤ 150 MHz; Outputs connected in groups of two	–	0.3	–	0.45	ns
t _{SK(t)}	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		–	0.6	–	0.6	ns
t _{PLH} t _{PHL}	Propagation delay		C _L = 30 pF; f ≤ 67 MHz (See Figure 4)	1.5	4.0	1.5	4
t _R	Output rise time		–	1.0	–	1.0	ns
t _F	Output fall time		–	1.0	–	1.0	ns
t _{SK(o)}	Output skew: skew between outputs of same package (same transition)		–	0.35	–	0.35	ns
t _{SK(p)}	Pulse skew: skew between opposite transitions of same output (t _{PHL} –t _{PLH})		–	0.35	–	0.35	ns
t _{SK(t)}	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		–	1.0	–	0.75	ns
t _{jitter}	RMS jitter		–	1.0	–	1.0	ps
f _{MAX}	Maximum output frequency		Functional to 400 MHz	–	400	–	400
t _{PLH} t _{PHL}	Propagation delay	C _L = 50 pF; f ≤ 40 MHz (See Figure 5)	1.5	4.5	1.5	4.0	ns
t _R	Output rise time		–	1.5	–	1.5	ns
t _F	Output fall time		–	1.5	–	1.5	ns
t _{SK(o)}	Output skew: skew between outputs of same package (same transition)		–	0.35	–	0.35	ns
t _{SK(p)}	Pulse skew: skew between opposite transitions of same output (t _{PHL} –t _{PLH})		–	0.75	–	0.75	ns
t _{SK(t)}	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		–	1	–	0.75	ns
t _{SK(T)}	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade						

NOTES:

- See test circuits and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- t_{PLH}, t_{PHL}, t_{SK(t)} are production tested. All other parameters guaranteed but not production tested.
- Propagation delay range indicated by Min and Max limit is due to V_{CC}, operating temperature and process parameters. These propagation delay limits do not imply skew.

1:10 LVTTTL clock distribution device

PCK3807A

TEST CIRCUITS





Figure 2. $Z_0 = 50 \Omega$ TO $V_{CC}/2$, $C_L = 10 \text{ pF}$



The capacitor value for ac termination is determined by the operating frequency. For very low frequencies a higher capacitor value should be selected.

Figure 3. $Z_0 = 50 \Omega$ AC termination, $C_L = 10 \text{ pF}$




Figure 4. $C_L = 30 \text{ pF}$ circuit




Figure 5. $C_L = 50 \text{ pF}$ circuit

1:10 LVTTTL clock distribution device

PCK3807A

TIMING DIAGRAMS




Figure 6. Package delay (see Table 1)




Figure 7. Output skew – $t_{SK(o)}$ (see Table 1)

$$t_{SK(o)} = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$




Figure 8. Pulse skew – $t_{SK(p)}$ (see Table 1)

$$t_{SK(p)} = |t_{PHL} - t_{PLH}|$$




Figure 9. Package skew – $t_{SK(y)}$ (see Table 1)

$$t_{SK(t)} = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

Table 1. Reference levels


Reference level	V_I	V_M
For $V_{CC} = 3.3 \pm 0.3 \text{ V}$	3.0 V	1.5 V
For $V_{CC} = 2.5 \pm 0.2 \text{ V}$	V_{CC}	$V_{CC}/2$

1:10 LVTTTL clock distribution device

PCK3807A

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8° 0°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.



OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT163-1	075E04	MS-013				-99-12-27 03-02-19

1:10 LVTTTL clock distribution device

PCK3807A

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

Note

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.



OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT339-1		MO-150				99-12-27 03-02-19

1:10 LVTTTL clock distribution device

PCK3807A

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT360-1		MO-153				-99-12-27 03-02-19

1:10 LVTTTL clock distribution device

PCK3807A

SSOP20: plastic shrink small outline package; 20 leads;
body width 3.9 mm; lead pitch 0.635 mm

SOT724-1



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	v	w	y	Z ⁽¹⁾	θ
mm	1.73	0.25 0.10	1.55 1.40	0.25	0.31 0.20	0.25 0.18	8.8 8.6	4.0 3.8	0.635	6.2 5.8	1	0.89 0.41	0.25	0.18	0.1	1.67 1.28	8° 0°

Note

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT724-1		MO-137				01-07-04 03-02-18

1:10 LVTTTL clock distribution device

PCK3807A

REVISION HISTORY

Rev	Date	Description
2	20040827	Product data sheet (9397 750 14007). Supersedes data of 2003 Jun 27 (9397 750 11683). Modifications: <ul style="list-style-type: none"> Recommended Operating Conditions table on page 3: change V{CC} Min. limit from 2.5 V to 2.3 V.
_1	20030627	Product data (9397 750 11683); ECN 853-2431 30019 dated 18 June 2003. Initial version

Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2] [3]}	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit
<http://www.semiconductors.philips.com>. Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2004
 All rights reserved. Printed in U.S.A.

Date of release: 08-04

For sales offices addresses send e-mail to:
sales.addresses@www.semiconductors.philips.com.

Document order number:

9397 750 14007

Let's make things better.