imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Product Specification PE42520


UltraCMOS[®] SPDT RF Switch 9 kHz - 13 GHz

Product Description

The PE42520 SPDT absorptive RF switch is designed for use in Test/ATE and other high performance wireless applications. This broadband general purpose switch maintains excellent RF performance and linearity from 9 kHz through 13 GHz. This switch is a pin-compatible upgraded version of PE42552 with higher power handling of 36 dBm continuous wave (CW) and 38 dBm instantaneous power in 50 Ω @ 8 GHz. The PE42520 exhibits high isolation, fast settling time, and is offered in a 3x3 mm QFN package.

The PE42520 is manufactured on Peregrine's UltraCMOS[®] process, a patented variation of silicon-oninsulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Diagram



Features

- HaRP[™] technology enhanced
 - Fast settling time
 - No gate and phase lag
 - No drift in insertion loss and phase
- High power handling @ 8 GHz in 50Ω
 - 36 dBm CW
 - 38 dBm instantaneous power
 - 26 dBm terminated port
- High linearity
 - 66 dBm IIP3
- Low insertion loss
 - 0.8 dB @ 3 GHz
 - 0.9 dB @ 10 GHz
- 2.0 dB @ 13 GHz
- High isolation
 - 45 dB @ 3 GHz
 - 31 dB @ 10 GHz
 - 18 dB @ 13 GHz
- ESD performance
 - 4kV HBM on RF pins to GND
 - 2.5kV HBM on all pins
 - 1kV CDM on all pins

Figure 2. Package Type 16-lead 3x3 mm QFN







Table 1. Electrical Specifications @ 25°C, V_{DD} = 3.3V, Vss_{EXT} = 0V or V_{DD} = 3.4V, Vss_{EXT} = -3.4V, ($Z_S = Z_L = 50\Omega$) unless otherwise noted

| Parameter | Path | Condition | Min | Тур | Max | Unit |
|---|---------|---|-------|--|--|----------------------------------|
| Operation frequency | | | 9 kHz | | 13 GHz | As shown |
| Insertion loss | RFC-RFX | 9 kHz –10 MHz 10 MHz – 3 GHz 3 GHz – 7.5 GHz 7.5 GHz – 10 GHz 10 GHz – 12 GHz 12 GHz –13 GHz | | 0.60 0.80 0.85 0.90 1.20 2.00 | 0.80 1.00 1.05 1.10 1.65 2.70 | dB dB dB dB dB dB |
| Isolation | RFX-RFX | 9 kHz –10 MHz 10 MHz – 3 GHz 3 GHz – 7.5 GHz 7.5 GHz – 10 GHz 10 GHz – 12 GHz 12 GHz –13 GHz | | 90 54 38 27 19 17 | | dB dB dB dB dB dB |
| Isolation | RFC-RFX | 9 kHz – 10 MHz 80 10 MHz – 3 GHz 42 3 GHz – 7.5 GHz 41 7.5 GHz – 10 GHz 26 10 GHz – 12 GHz 16 12 GHz –13 GHz 13 | | 90 45 44 31 20 18 | | dB dB dB dB dB dB |
| Return loss (active port) | RFC-RFX | 9 kHz –10 MHz 10 MHz – 3 GHz 3 GHz – 7.5 GHz 7.5 GHz – 10 GHz 10 GHz – 12 GHz 12 GHz –13 GHz | | 23 17 15 18 20 10 | | dB dB dB dB dB dB |
| Return loss (common port) | RFC-RFX | 9 kHz –10 MHz 10 MHz – 3 GHz 3 GHz – 7.5 GHz 7.5 GHz – 10 GHz 10 GHz – 12 GHz 12 GHz –13 GHz | | 23 17 15 18 18 10 | | dB dB dB dB dB dB |
| Return loss (terminated port) | RFX | 9 kHz –10 MHz 10 MHz – 3 GHz 3 GHz – 7.5 GHz 7.5 GHz – 10 GHz 10 GHz – 12 GHz 12 GHz –13 GHz | | 32 24 21 13 8 5 | | dB dB dB dB dB dB |
| Input 0.1 dB compression point ¹ | RFC-RFX | 10 MHz – 13 GHz | | Fig. 5 | | dBm |
| Input IP2 | RFC-RFX | 834 MHz, 1950 MHz | | 120 | | dBm |
| Input IP3 | RFC-RFX | 834 MHz, 1950 MHz, and 2700 MHz | | 66 | | dBm |
| Settling time | | 50% CTRL to 0.05 dB final value | | 15 | 20 | μs |
| Switching time | | 50% CTRL to 90% or 10% of final value | | 5.5 | 9.5 | μs |

Note 1: The input 0.1 dB compression point is a linearity figure of merit. Refer to Table 3 for the RF input power P_{IN} (50Ω)



Figure 3. Pin Configuration (Top View)




Table 2. Pin Descriptions

| Pin # | Pin Name | Description |
|-----------------------------------|---------------------------------|--|
| 2 | RF1 ¹ | RF port 1 |
| 1, 3, 4, 5, 6, 8, 9, 10, 12 | GND | Ground |
| 7 | RFC ¹ | RF common |
| 11 | RF2 ¹ | RF port 2 |
| 13 | Vss _{EXT} ² | External Vss negative voltage control |
| 14 | CTRL | Digital control logic input |
| 15 | LS | Logic Select - used to determine the definition for the CTRL pin (see <i>Table 5</i>) |
| 16 | V _{DD} | Supply voltage |
| Pad | GND | Exposed pad: ground for proper operation |

Notes: 1. RF pins 2, 7, and 11 must be at 0V DC. The RF pins do not require DC blocking capacitors for proper operation if the 0V DC requirement is met

2. Use Vss_{EXT} (pin 13) to bypass and disable internal negative voltage generator. Connect Vss_{EXT} (pin 13) to GND (Vss_{EXT} = 0V) to enable internal negative voltage generator

Table 3. Operating Ranges

| Parameter | Symbol | Min | Тур | Max | Unit |
|---|------------------------|------|-----|------------------------|-------------------|
| Supply voltage (normal mode, Vss _{EXT} = 0V) ¹ | V _{DD} | 2.3 | | 5.5 | V |
| Supply voltage (bypass mode, $Vss_{EXT} = -3.4V$, $V_{DD} \ge 3.4V$ for full spec. compliance) ² | V _{DD} | 2.7 | 3.4 | 5.5 | v |
| Negative supply voltage (bypass mode) ² | Vss _{EXT} | -3.6 | | -3.2 | v |
| Supply current (normal mode, Vss _{EXT} = 0V) ¹ | I _{DD} | | 120 | 200 | μA |
| Supply current (bypass mode, Vss _{EXT} = -3.4V) ² | I _{DD} | | 50 | 80 | μA |
| Negative supply current (bypass mode, $Vss_{EXT} = -3.4V)^2$ | I _{SS} | -40 | -16 | | μA |
| Digital input high (CTRL) | V _{IH} | 1.17 | | 3.6 | V |
| Digital input low (CTRL) | VIL | -0.3 | | 0.6 | V |
| Digital input current | I _{CTRL} | | | 10 | μΑ |
| $\begin{array}{l} \text{RF input power, CW} \\ (\text{RFC-RFX})^3 \\ 9 \text{ kHz} \leq 10 \text{ MHz} \\ 10 \text{ MHz} \leq 8 \text{ GHz} \\ 8 \text{ GHz} \leq 13 \text{ GHz} \end{array}$ | P _{IN-CW} | | | Fig. 4 36 Fig. 5 | dBm dBm dBm |
| $\begin{array}{l} \text{RF input power, pulsed} \\ (\text{RFC-RFX})^4 \\ & 9 \ \text{kHz} \ \leq 10 \ \text{MHz} \\ & 10 \ \text{MHz} \ \leq 13 \ \text{GHz} \end{array}$ | P _{IN-PULSED} | | | Fig. 4 Fig. 5 | dBm dBm |
| RF input power, hot switch, CW ³ 9 kHz ≤ 300 kHz 300 kHz ≤ 13 GHz | P _{IN-HOT} | | | <i>Fig. 4</i> 20 | dBm dBm |
| RF input power into terminated ports, CW (RFX) ³ 9 kHz ≤ 600 kHz 600 kHz ≤ 13 GHz | P _{IN,TERM} | | | Fig. 4 26 | dBm dBm |
| Operating temperature range | T _{OP} | -40 | +25 | +85 | °C |

Notes: 1. Normal mode: connect Vss_{EXT} (pin 13) to GND ($Vss_{EXT} = 0V$) to

enable internal negative voltage generator

2. Bypass mode: use Vss_{EXT} (pin 13) to bypass and disable internal negative voltage generator

3. 100% duty cycle, all bands, 50Ω 4. Pulsed, 5% duty cycle of 4620 µs period, 50Ω



Table 4. Absolute Maximum Ratings

| Parameter/Condition | Symbol | Min | Max | Unit |
|--|----------------------------|------|------------------------|-------------------|
| Supply voltage | V_{DD} | -0.3 | 5.5 | V |
| Digital input voltage (CTRL) | V _{CTRL} | -0.3 | 3.6 | V |
| LS input voltage | V _{LS} | -0.3 | 3.6 | V |
| $ \begin{array}{l} \text{RF input power, CW} \\ \left(\text{RFC-RFX}\right)^1 & 9 \text{ kHz } \leq 10 \text{ MHz} \\ 10 \text{ MHz } \leq 8 \text{ GHz} \\ 8 \text{ GHz } \leq 13 \text{ GHz} \end{array} $ | P _{IN-CW} | | Fig. 4 36 Fig. 5 | dBm dBm dBm |
| $ \begin{array}{l} \mbox{RF input power, pulsed} \\ \mbox{(RFC-RFX)}^2 \\ \mbox{9 kHz} \leq 10 \mbox{ MHz} \\ \mbox{10 MHz} \leq 13 \mbox{ GHz} \end{array} $ | P _{IN-PULSED} | | Fig. 4 Fig. 5 | dBm dBm |
| $ \begin{array}{l} \text{RF input power into terminated} \\ \text{ports, CW (RFX)}^1 \\ & 9 \text{ kHz} \leq 10 \text{ MHz} \\ & 10 \text{ MHz} \leq 13 \text{ GHz} \end{array} $ | PIN,TERM | | Fig. 4 26 | dBm dBm |
| Storage temperature range | T _{ST} | -65 | 150 | °C |
| ESD voltage HBM ³ RF pins to GND All pins | V _{ESD,HBM} | | 4000 2500 | V V |
| ESD voltage MM ⁴ , all pins | $V_{\text{ESD},\text{MM}}$ | | 200 | V |
| ESD voltage CDM ⁵ , all pins | V _{ESD,CDM} | | 1000 | V |

Notes: 1. 100% duty cycle, all bands, 50Ω

2. Pulsed, 5% duty cycle of 4620 μs period, 50 Ω

3. Human Body Model (MIL-STD 883 Method 3015)

4. Machine Model (JEDEC JESD22-A115)

5. Charged Device Model (JEDEC JESD22-C101)

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS[®] device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified.

Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS[®] devices are immune to latch-up.

Switching Frequency

The PE42520 has a maximum 25 kHz switching rate when the internal negative voltage generator is used (pin 13 = GND). The rate at which the PE42520 can be switched is only limited to the switching time (*Table 1*) if an external negative supply is provided (pin 13 = Vss_{EXT}).

Switching frequency describes the time duration between switching events. Switching time is the time duration between the point the control signal reaches 50% of the final value and the point the output signal reaches within 10% or 90% of its target value.

Optional External Vss Control (Vss_{EXT})

For proper operation, the Vss_{EXT} control pin must be grounded or tied to the Vss voltage specified in *Table 3*. When the Vss_{EXT} control pin is grounded, FETs in the switch are biased with an internal negative voltage generator. For applications that require the lowest possible spur performance, Vss_{EXT} can be applied externally to bypass the internal negative voltage generator.

Spurious Performance

The typical spurious performance of the PE42520 is -152 dBm when $Vss_{EXT} = 0V$ (pin 13 = GND). If further improvement is desired, the internal negative voltage generator can be disabled by setting $Vss_{EXT} = -3.4V$.

Table 5. Control Logic Truth Table

| LS | CTRL | RFC-RF1 | RFC-RF2 |
|----|------|---------|---------|
| 0 | 0 | off | on |
| 0 | 1 | on | off |
| 1 | 0 | on | off |
| 1 | 1 | off | on |

Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the PE42520 in the 16-lead 3x3 mm QFN package is MSL3.

Logic Select (LS)

The Logic Select feature is used to determine the definition for the CTRL pin.






Figure 4. Power De-rating Curve for 9 kHz – 10 MHz (50Ω)






Figure 5a. Power De-rating Curve for 10 MHz – 13 GHz @ 25°C Ambient (50Ω)

Figure 5b. Power De-rating Curve for 10 MHz – 13 GHz @ 85°C Ambient (50Ω)






Figure 6. Insertion Loss vs. Temp (RFC-RF1)




Figure 7. Insertion Loss vs. V_{DD} (RFC–RF1)




Figure 8. Insertion Loss vs. Temp (RFC-RF2)





Figure 9. Insertion Loss vs. V_{DD} (RFC–RF2)





12

x 10⁹

10




Figure 10. RFC Port Return Loss vs. Temp

Peregrine emiconductor

-20

-25

-30

-35

-40 L 0

2

4



6

Frequency (Hz)

8




Figure 11. RFC Port Return Loss vs. V_{DD} (RF1 Active)




Figure 13. RFC Port Return Loss vs. V_{DD} (RF2 Active)






Figure 14. Active Port Return Loss vs. Temp (RF1 Active)




Figure 16. Active Port Return Loss vs. Temp (RF2 Active)




Figure 15. Active Port Return Loss vs. V_{DD} (RF1 Active)




Figure 17. Active Port Return Loss vs. V_{DD} (RF2 Active)








Figure 18. Terminated Port Return Loss vs. Temp (RF1 Active)




Figure 20. Terminated Port Return Loss vs. Temp (RF2 Active)




Figure 19. Terminated Port Return Loss vs. V_{DD} (RF1 Active)





Figure 21. Terminated Port Return Loss vs. V_{DD} (RF2 Active)








Figure 23. Isolation vs. V_{DD} (RF1-RF2, RF1 Active) 0 -10 -20 -30 -40 Isolation (-dB) -50 -60 -70 -80 2.3 34 -90 5.5 -100 L 0 10 12 2 6 4 8 Frequency (Hz) x 10⁹

Figure 24. Isolation vs. Temp (RF2–RF1, RF2 Active)






Figure 25. Isolation vs. V_{DD} (RF2–RF1, RF2 Active)












Figure 28. Isolation vs. Temp (RFC–RF1, RF2 Active)





Figure 29. Isolation vs. V_{DD} (RFC–RF1, RF2 Active)






Evaluation Kit

The SPDT switch evaluation board was designed to ease customer evaluation of Peregrine's PE42520. The RF common port is connected through a 50 Ω transmission line via the SMA connector, J1. RF1 and RF2 ports are connected through 50Ω transmission lines via SMA connectors J2 and J3, respectively. A 50Ω through transmission line is available via SMA connectors J5 and J6, which can be used to de-embed the loss of the PCB. J4 provides DC and digital inputs to the device.

For the true performance of the PE42520 to be realized, the PCB should be designed in such a way that RF transmission lines and sensitive DC I/O traces are heavily isolated from one another.


Figure 30. Evaluation Kit Layout



PRT-30186



Figure 31. Evaluation Board Schematic



Notes: 1. Use PRT-30186-02 PCB 2. CAUTION: Contains parts and assemblies susceptible


to damage by electrostatic discharge (ESD)





DOC-58196

Figure 32. Package Drawing


16-lead 3x3 mm QFN








TOP VIEW



BOTTOM VIEW




Figure 33. Top Marking Specifications



17-0009



Figure 34. Tape and Reel Specifications



Device Orientation in Tape

Table 6. Ordering Information

| Order Code | Description Package | | Shipping Method | |
|---------------|------------------------|--------------------------|------------------|--|
| PE42520MLBA-Z | PE42520 SPDT RF switch | Green 16-lead 3x3 mm QFN | 3000 units / T&R | |
| EK42520-02 | PE42520 Evaluation kit | Evaluation kit | 1 / Box | |

Sales Contact and Information

For sales and contact information please visit www.psemi.com.

Advance Information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. Preliminary Specification: The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification: The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

©2012-2014 Peregrine Semiconductor Corp. All rights reserved.

No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com.

Document No. DOC-12714-4 | UltraCMOS® RFIC Solutions