# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





QorlQ Multicore Processor Development

# **Processor Expert Software: QorlQ Optimization Suite**

#### **Overview**

The QorlQ optimization suite helps optimize your application by utilizing on-chip hardware from the QorlQ processor to provide enhanced levels of visibility of hundreds of on-chip hardware events.

The first tool included in the QorlQ optimization suite is the scenarios tool. The scenarios tool provides visibility by utilizing "measurement scenarios."

The scenarios tool is a subset of the performance analysis tools inside CodeWarrior for Power Architecture<sup>®</sup> V10 software. The QorlQ optimization suite scenarios tool was developed for users that do not own CodeWarrior and need to analyze on-chip measurements.

A measurement scenario collects specific on-chip measurement values, then combines them in such a way to provide measurements such as cache hits or misses. While many large system on chip (SoC) devices provide information from the CPU, QorlQ processors provide much more information, including the ability to monitor and count events from peripherals such as the Data Path Acceleration Architecture (DPAA). Measurement data can be displayed as an average or graphed as a sequence of points over time. This quickly exposes problems and opportunities to improve your design. Specifically, a scenario contains the following:

- Events: Hardware occurrences that send a signal to the debug circuitry on the QorlQ processors
- Counters: Counters that can be connected (arbitrarily) to any event in the QorlQ processor, including the output of other counters in a feedback loop
- Metrics: A mathematical combination of counters (which count events) to provide an additional answer. For example, you could have a time-base counter which you divide all other counters by such that your counts are "normalized" to the time base.

#### Features

- Extract measurement information with either:
  - o Freescale TAP
  - o TCP/IP if running Freescale SDK with TCF connector enabled
- See data as an average or as a time series
- Select subsets of data to plot or average
- Save sample data to review later
- Multiple windows to display multiple measurements
- Time-based sampling
  - o Determined by host computer



# **Measurement Scenarios**

#### **CPU Scenarios**

- Branch miss ratio
- Branch miss ratio-all cores
- Interrupts
- CPU usage in supervisor and user privilege
- CPU usage and IPC
- Cache operations
- Data L1 cache miss ratio
- Instruction L1 cache miss ratio
- Backside L2 cache data hit ratio
- Backside L2 cache instruction hit ratio
- Data MMU TLB, VSP reloads and L2 MMU misses
- Instruction TLB, VSP reloads and MMU misses
- Data MMU miss cycles
- Data MMU miss with data side L2 MMU misses
- Core complex traffic
- Core complex traffic—cache ops and cache inhibited accesses
- Load store unit—DLFB misses with threshold

#### Memory and Traffic Scenarios

- DDR traffic-system wide
- DDR traffic with page miss and collision analysis
- DDR1—only traffic with page miss and collision counts
- CoreNet traffic
- DDR traffic with command queue full
- DDR traffic with command queue full and reorder from DDR CPC1

#### **DPAA** and Peripheral Scenarios

- QMan dequeue counts
- QMan enqueue and dequeue counts
- Security engine utilization
- DPAA QMan enqueue dequeue command full
- OCeaN DMA performance

# Processor Expert Software: QorIQ Optimization Suite



# System Requirements

- Host computer system requirements
  - o Microsoft<sup>®</sup> Windows Vista<sup>®</sup> (SP2) (32-bit) Home Basic, Home Premium, Business, Enterprise, Ultimate Edition
  - o Windows<sup>®</sup> XP Professional (SP3), Windows 7, 32- and 64-bit
  - o Red Hat Enterprise Linux<sup>®</sup> 5.4, 32- and 64-bit
  - o Ubuntu 8.0.4, 32-bit, 9.10 32-bit and 10.04 64-bit
  - o SuSE 11, 32-bit (tested with 11.1)
- Target system requirements
  - o Compatible QorlQ device (see "Supported Devices" at **freescale.com/QOS)**
  - o Connection method (you only need one of these)
- Linux operating system running the Freescale TCF connector (included in Freescale SDK for supported devices)
- Freescale TAP

### **Related Software and Tools**

- CodeWarrior Development Studio V10 for Power Architecture technology. (Eclipse)
- USB TAP for JTAG/COP Power Architecture technology
- Gigabit TAP probe base unit

# **Supported Devices**

The QorlQ optimization suite supports a continually growing number of QorlQ processors. For a current list of devices, visit **freescale.com/QOS**.

# **Getting Started**

The QorlQ optimization suite is available in Linux and Windows operating systems at freescale.com/QOS. It includes online help and documentation along with 12 months of technical support. Free 30-day evaluation license available.

# For more information, please visit freescale.com/QOS

Freescale, the Freescale logo, Processor Expert and QorlQ are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2012 Freescale Semiconductor, Inc.

Document Number: QIQOPTMZTOOLFS REV 0

