



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MUNICH256

Multichannel Network Interface  
Controller for HDLC/PPP  
PEB 20256 E Version 2.1



Datacom



Never stop thinking.

**Edition 04.2001**

**Published by Infineon Technologies AG,  
St.-Martin-Strasse 53,  
D-81541 München, Germany**

**© Infineon Technologies AG 4/9/01.  
All Rights Reserved.**

**Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

**Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

**Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

MUNICH256

Multichannel Network Interface  
Controller for HDLC/PPP

PEB 20256 E Version 2.1

Datacom



Never stop thinking.

<b>Revision History:</b> <b>04.2001</b> DS2	
Previous Version:      Preliminary Data Sheet 11.1999	
Major changes to document since last version	
<b>Page</b>	<b>Description</b>
25	Pin Diagram added 16-Port mode
26	Pin Diagram added 28-Port mode
54	Remote payload loop block diagram redrawn
154	Swap the bit positions of TBRTC and TBFTC In the CSPEC_BUFFER register as their bit positions were not correct in the preliminary data sheet.
155	Swap the positions of TBRTC with TBFTC in Table 8-7, as their column positions were not correct in the preliminary data sheet
159	Fixed typo in CSPEC_IMASK register, replaced ROFD with RFOD
190	Fixed typo in IQMASK, replaced ROFD with RFOD
203	Update voltage min/max information for <a href="#">Table 9-1 Absolute Maximum Ratings</a>
205	Update timing Information for <a href="#">Table 9-4 DC Characteristics (PCI Interface Pins)</a>
206	Update timing Information for <a href="#">Table 9-5 PCI Clock Characteristics</a>
207	Update timing Information for <a href="#">Table 9-6 PCI Interface Signal Characteristics</a>
210	Update timing Information for <a href="#">Table 9-8 Intel Bus Interface Timing</a>
211	Intel Bus Interface Timing Diagram modified. The setup and hold times for “LD to LRDY” was not a valid timing parameter. Instead, the setup and hold parameters for “LD to LRD” were specified.
213	Update timing Information for <a href="#">Table 9-9 Intel Bus Interface Timing (Master Mode)</a>
213	Timing parameter (setup time) 67a was changed from “LD to LDRY” to “LD to LRD”, because it was not a valid timing parameter.
213	Timing parameter (hold time) 67b was changed from “LD to LDRY” to “LD to LRD”, because it was not a valid timing parameter.
215	Update timing Information for <a href="#">Table 9-10 Motorola Bus Interface Timing</a>
218	Update timing Information for <a href="#">Table 9-11 Motorola Bus Interface Timing (Master Mode)</a>

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at <http://www.infineon.com>

## Preface

The Multichannel Network Interface Controller for HDLC/PPP is a Multichannel Protocol Controller for a wide area of telecommunication and data communication applications.

### Organization of this Document

This Data Sheet is divided into ten chapters and is organized as follows:

- **Chapter 1 MUNICH256 Overview**  
Gives a general description of the product and its family, lists the key features, and presents some typical applications
- **Chapter 2 Pin Description**  
Lists pin locations with associated signals, categorizes signals according to function, and describes signals.
- **Chapter 3 General Overview**  
This chapter provides short descriptions of all the internal functional blocks.
- **Chapter 4 Functional Description**  
Gives a detailed description of all functions
- **Chapter 5 Interface Description**  
This chapter provides functional diagrams of all interfaces.
- **Chapter 6 Channel Programming / Reprogramming Concept**  
This chapter provides a detailed description of the channel programming concept.
- **Chapter 7 Reset and Initialization procedure**  
Gives examples of the initialization procedure and operation.
- **Chapter 8 Register Description**  
Gives a detailed description of all on-chip registers.
- **Chapter 9 Electrical Characteristics**

Gives a detailed description of all electrical DC and AC characteristics, and provides timing diagrams for all interfaces.

- **Chapter 10 Package Outline.**

Shows the mechanical values of the device package.





<b>Table of Contents</b>		<b>Page</b>
<b>1</b>	<b>MUNICH256 Overview</b> .....	20
1.1	General Features .....	21
1.2	Logic Symbol .....	22
1.3	General System Integration MUNICH256 .....	23
<b>2</b>	<b>Pin Description</b> .....	25
2.1	Pin Diagram 16-Port Mode MUNICH256 .....	25
2.2	Pin Diagram 28-Port Mode MUNICH256 .....	26
2.3	Pin Definition and functions .....	27
2.4	PCI Bus Interface .....	28
2.5	SPI Interface .....	34
2.6	Local Microprocessor Interface .....	35
2.7	Serial Interface 16-port mode .....	39
2.8	Serial Interface 28-port mode .....	41
2.9	Test Interface .....	43
2.10	Power Supply and No-connect Pins .....	44
<b>3</b>	<b>General Overview</b> .....	46
3.1	Functional Overview .....	46
3.2	Block Diagram .....	47
3.3	Internal Interface .....	47
3.4	Block Description .....	48
<b>4</b>	<b>Functional Description</b> .....	51
4.1	Port Handler .....	51
4.1.1	Selectable port configuration .....	51
4.1.2	External Timing Mode .....	52
4.1.3	Local Port Loop .....	53
4.1.4	Remote Payload Loop .....	54
4.1.5	Remote Channel Loopback .....	55
4.1.6	Test Breakout .....	56
4.2	Time slot Handler .....	57
4.2.1	Channelized Modes .....	57
4.2.2	Unchannelized Mode .....	58
4.3	Data Management Unit .....	59
4.3.1	Descriptor Concept .....	59
4.3.2	Receive Descriptor .....	60
4.3.3	Data Management Unit Receive .....	64
4.3.4	Transmit Descriptor .....	66
4.3.5	Data Management Unit Transmit .....	69
4.3.6	Byte Swapping .....	71
4.3.7	Transmission Bit/Byte Ordering .....	72
4.4	Buffer Management .....	72
4.4.1	Internal Receive Buffer .....	72

<b>Table of Contents</b>		<b>Page</b>
4.4.2	Internal Transmit Buffer .....	74
4.5	Protocol Description .....	76
4.5.1	HDLC Mode .....	76
4.5.2	Bit Synchronous PPP with HDLC Framing Structure .....	77
4.5.3	Octet Synchronous PPP .....	77
4.5.4	Transparent Mode .....	78
4.6	Mailbox .....	78
4.7	Interrupt Controller .....	80
4.7.1	Layer Two interrupts .....	80
4.7.1.1	General Interrupt Vector Structure .....	82
4.7.1.2	System Interrupts .....	84
4.7.1.3	Port Interrupts .....	85
4.7.1.4	Channel Interrupts .....	87
4.7.1.5	Command Interrupts .....	92
4.7.2	Mailbox Interrupts to the Local Bus .....	94
<b>5</b>	<b>Interface Description</b> .....	<b>96</b>
5.1	PCI Interface .....	96
5.1.1	PCI Read Transaction .....	96
5.1.2	PCI Write Transaction .....	97
5.2	SPI Interface (ROM Load Unit) .....	98
5.2.1	Accesses to a SPI EEPROM .....	99
5.2.2	SPI Read Sequence .....	99
5.2.3	SPI Write Sequence .....	100
5.3	Local Microprocessor Interface .....	101
5.3.1	Intel Mode .....	102
5.3.1.1	Slave Mode .....	102
5.3.1.2	Master Mode .....	102
5.3.2	Motorola Mode .....	105
5.3.2.1	Slave Mode .....	105
5.3.2.2	Master Mode .....	105
5.4	Serial Line Interface .....	107
5.4.1	Interface Timing in 16-port mode .....	108
5.4.2	Interface Timing in 28-port mode .....	111
5.5	JTAG Interface .....	112
<b>6</b>	<b>Channel Programming / Reprogramming Concept</b> .....	<b>115</b>
6.1	Channel Commands .....	116
6.2	Transmit Channel Commands .....	116
6.3	Receive Channel Commands .....	118
<b>7</b>	<b>Reset and Initialization procedure</b> .....	<b>121</b>
7.1	Chip Initialization .....	121
7.2	Mode Initialization .....	122

<b>Table of Contents</b>		<b>Page</b>
<b>8</b>	<b>Register Description</b> .....	123
8.1	Register Overview .....	123
8.1.1	PCI Configuration Register Set (Direct Access) .....	123
8.1.2	PCI Slave Register Set (Direct Access) .....	125
8.1.3	PCI and Local Bus Register Set (Direct Access) .....	127
8.2	Detailed Register Description .....	129
8.2.1	PCI Configuration Register .....	129
8.2.2	PCI Slave Register .....	144
8.2.3	Serial Interface Timing .....	161
8.2.3.1	Clock Input Timing .....	161
8.2.3.2	Transmit Cycle Timing .....	161
8.2.3.3	Transmit Synchronization Timing .....	161
8.2.3.4	Receive Cycle Timing .....	161
8.2.3.5	Receive Synchronization Timing .....	161
8.2.4	Interface Timing in 16-port mode .....	161
8.2.5	Interface Timing in 28-port mode .....	161
8.2.6	Mailbox Interrupts to the Local Bus .....	161
8.2.7	Selectable port configuration .....	161
8.2.8	External Timing Mode .....	161
8.2.9	Local Port Loop .....	161
8.2.10	Remote Payload Loop .....	161
8.2.11	Remote Channel Loopback .....	161
8.2.12	Test Breakout .....	161
8.3	Serial Interface 16-port mode .....	161
8.4	Serial Interface 28-port mode .....	161
8.5	Pin Diagram 16-Port Mode MUNICH256 .....	161
8.6	Pin Diagram 28-Port Mode MUNICH256 .....	161
8.7	General System Integration MUNICH256 .....	161
8.8	General Features .....	161
8.8.1	PCI and Local Bus Slave Register Set .....	194
<b>9</b>	<b>Electrical Characteristics</b> .....	203
9.1	Important Electrical Requirements .....	203
9.2	Absolute Maximum Ratings .....	203
9.3	DC Characteristics .....	203
9.4	AC Characteristics .....	205
9.4.1	PCI Bus Interface Timing .....	206
9.4.2	SPI Interface Timing .....	208
9.4.3	Local Microprocessor Interface Timing .....	209
9.4.3.1	Intel Bus Interface Timing (Slave Mode) .....	209
9.4.3.2	Intel Bus Interface Timing (Master Mode) .....	211
9.4.3.3	Motorola Bus Interface Timing (Slave Mode) .....	214
9.4.3.4	Motorola Bus Interface Timing (Master Mode) .....	216

9.4.4	Serial Interface Timing .....	220
9.4.4.1	Clock Input Timing .....	220
9.4.4.2	Transmit Cycle Timing .....	221
9.4.4.3	Transmit Synchronization Timing .....	222
9.4.4.4	Receive Cycle Timing .....	223
9.4.4.5	Receive Synchronization Timing .....	224
9.4.5	JTAG Interface Timing .....	225
9.4.6	Reset Timing .....	226
<b>10</b>	<b>Package Outline .....</b>	<b>227</b>
<b>11</b>	<b>List of Abbreviations .....</b>	<b>229</b>

<b>List of Figures</b>		<b>Page</b>
Figure 1-1	MUNICH256 16-port Mode Logic Symbol . . . . .	22
Figure 1-2	MUNICH256 28-port Mode Logic Symbol . . . . .	23
Figure 1-3	System Integration of the MUNICH256 . . . . .	24
Figure 2-1	MUNICH256 Pin Configuration 16-Port Mode . . . . .	25
Figure 2-2	MUNICH256 Pin Configuration 28-Port Mode . . . . .	26
Figure 3-1	MUNICH256 Block Diagram . . . . .	47
Figure 4-1	Port Configuration . . . . .	52
Figure 4-2	Local Port Loop . . . . .	53
Figure 4-3	Remote Payload Loop . . . . .	54
Figure 4-4	Remote Channel Loop . . . . .	55
Figure 4-5	Test Breakout . . . . .	56
Figure 4-6	Time slot Assignment in Channelized Modes . . . . .	58
Figure 4-7	Descriptor Structure . . . . .	60
Figure 4-8	Receive Buffer Thresholds . . . . .	74
Figure 4-9	Transmit Buffer Thresholds . . . . .	75
Figure 4-10	HDLC Frame Format . . . . .	76
Figure 4-11	Bit Synchronous PPP with HDLC Framing Structure . . . . .	77
Figure 4-12	Mailbox Structure . . . . .	79
Figure 4-13	Layer Two Interrupts (Channel, command, port and system interrupts	81
Figure 4-14	Interrupt Queue Structure in System Memory . . . . .	82
Figure 4-15	Mailbox Interrupt Notification . . . . .	94
Figure 5-1	PCI Read Transaction . . . . .	97
Figure 5-2	PCI Write Transaction . . . . .	98
Figure 5-3	SPI Read Sequence . . . . .	100
Figure 5-4	SPI Write Sequence . . . . .	100
Figure 5-5	Intel Bus Mode . . . . .	103
Figure 5-6	Intel Bus Arbitration . . . . .	103
Figure 5-7	Motorola Bus Mode . . . . .	106
Figure 5-8	Motorola Bus Arbitration . . . . .	106
Figure 5-9	Supported Frame Structures . . . . .	108
Figure 5-10	T1 Mode Frame Timing . . . . .	109
Figure 5-11	E1, 4.096 MHz and 8.192 MHz Interface Timing in 16-port mode . . .	110
Figure 5-12	Unchannelized Mode Interface Timing . . . . .	111
Figure 5-13	T1-mode Interface Timing in 28-port Mode . . . . .	111
Figure 5-14	E1-mode Interface Timing in 28-port Mode . . . . .	112
Figure 5-15	Block Diagram of Test Access Port and Boundary Scan Unit . . . . .	113
Figure 8-1	Clock Input Timing . . . . .	161
Figure 8-2	Transmit Cycle Timing . . . . .	161
Figure 8-3	Transmit Synchronization Timing . . . . .	161
Figure 8-4	Receive Cycle Timing . . . . .	161
Figure 8-5	Receive Synchronization Timing . . . . .	161
Figure 8-6	Supported Frame Structures . . . . .	161

<b>List of Figures</b>	<b>Page</b>
Figure 8-7	T1 Mode Frame Timing . . . . . 161
Figure 8-8	E1, 4.096 MHz and 8.192 MHz Interface Timing in 16-port mode . . . 161
Figure 8-9	Unchannelized Mode Interface Timing . . . . . 161
Figure 8-10	T1-mode Interface Timing in 28-port Mode . . . . . 161
Figure 8-11	E1-mode Interface Timing in 28-port Mode . . . . . 161
Figure 8-12	Mailbox Interrupt Notification . . . . . 161
Figure 8-13	Port Configuration . . . . . 161
Figure 8-14	Local Port Loop . . . . . 161
Figure 8-15	Remote Payload Loop . . . . . 161
Figure 8-16	Remote Channel Loop . . . . . 161
Figure 8-17	Test Breakout . . . . . 161
Figure 8-18	MUNICH256 Block Diagram . . . . . 161
Figure 8-19	MUNICH256 Pin Configuration 16-Port Mode . . . . . 161
Figure 8-20	MUNICH256 Pin Configuration 28-Port Mode . . . . . 161
Figure 8-21	System Integration of the MUNICH256 . . . . . 161
Figure 8-22	MUNICH256 16-port Mode Logic Symbol . . . . . 161
Figure 8-23	MUNICH256 28-port Mode Logic Symbol . . . . . 161
Figure 9-1	Input/Output Waveform for AC Tests . . . . . 205
Figure 9-2	PCI Clock Cycle Timing . . . . . 206
Figure 9-3	PCI Input Timing Measurement Conditions . . . . . 206
Figure 9-4	PCI Output Timing Measurement Conditions . . . . . 207
Figure 9-5	SPI Interface Timing . . . . . 208
Figure 9-6	Intel Read Cycle Timing (Slave Mode) . . . . . 209
Figure 9-7	Intel Write Cycle Timing (Slave Mode). . . . . 209
Figure 9-8	Intel Read Cycle Timing (Master Mode, LRDY controlled) . . . . . 211
Figure 9-9	Intel Write Cycle Timing (Master Mode, LRDY controlled). . . . . 211
Figure 9-10	Intel Read Cycle Timing (Master Mode, Wait state controlled) . . . . . 212
Figure 9-11	Intel Write Cycle Timing (Master Mode, Wait state controlled) . . . . . 212
Figure 9-12	Intel Bus Arbitration Timing . . . . . 213
Figure 9-13	Motorola Read Cycle Timing (Slave Mode) . . . . . 214
Figure 9-14	Motorola Write Cycle Timing (Slave Mode) . . . . . 214
Figure 9-15	Motorola Read Cycle Timing (Master Mode, LDTACK controlled). . . 216
Figure 9-16	Motorola Write Cycle Timing (Master Mode, LDTACK controlled). . . 216
Figure 9-17	Motorola Read Cycle Timing (Master Mode, Wait state controlled). . 217
Figure 9-18	Motorola Write Cycle Timing (Master Mode, Wait state controlled). . 217
Figure 9-19	Motorola Bus Arbitration Timing. . . . . 218
Figure 9-20	Clock Input Timing . . . . . 220
Figure 9-21	Transmit Cycle Timing . . . . . 221
Figure 9-22	Transmit Synchronization Timing. . . . . 222
Figure 9-23	Receive Cycle Timing . . . . . 223
Figure 9-24	Receive Synchronization Timing . . . . . 224
Figure 9-25	JTAG Interface Timing . . . . . 225

Figure 9-26 Reset Timing ..... 226





<b>List of Tables</b>	<b>Page</b>
Table 1-1	Interface Configuration . . . . . 20
Table 4-1	Interface configuration . . . . . 51
Table 4-2	Receive Descriptor Structure . . . . . 61
Table 4-3	Transmit Descriptor Structure . . . . . 67
Table 4-4	Example for little/big Endian with BNO = 3 . . . . . 72
Table 4-5	Example for little big Endian with BNO = 7 . . . . . 72
Table 4-6	Interrupt Vector Structure . . . . . 82
Table 5-1	Correspondence between PCI memory space and chip select . . . . . 101
Table 5-2	C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode) . . . . . 104
Table 5-3	C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode) . . . . . 104
Table 5-4	C/BE to LA/LSIZE0 mapping in Motorola bus mode (8 bit port mode) . . . . . 107
Table 5-5	C/BE to LA/LSIZE0 mapping in Motorola bus mode (16 bit port mode) . . . . . 107
Table 6-1	Channel Specification Registers and Channel Commands . . . . . 115
Table 8-1	PCI Configuration Register Set . . . . . 123
Table 8-2	PCI Slave Register Set . . . . . 125
Table 8-3	PCI and Local Bus Slave Register Set . . . . . 127
Table 8-4	Threshold Codings . . . . . 155
Table 8-5	Clock Input Timing . . . . . 161
Table 8-6	Transmit Cycle Timing . . . . . 161
Table 8-7	Transmit Synchronization Timing . . . . . 161
Table 8-8	Receive Cycle Timing . . . . . 161
Table 8-9	Receive Synchronization Timing . . . . . 161
Table 8-10	Bit Shift . . . . . 161
Table 8-11	Interface configuration . . . . . 161
Table 8-12	Bit Shift . . . . . 172
Table 9-1	Absolute Maximum Ratings . . . . . 203
Table 9-2	DC Characteristics . . . . . 203
Table 9-3	DC Characteristics (Non-PCI Interface Pins) . . . . . 204
Table 9-4	DC Characteristics (PCI Interface Pins) . . . . . 205
Table 9-5	PCI Clock Characteristics . . . . . 206
Table 9-6	PCI Interface Signal Characteristics . . . . . 207
Table 9-7	SPI Interface Timing . . . . . 208
Table 9-8	Intel Bus Interface Timing . . . . . 210
Table 9-9	Intel Bus Interface Timing (Master Mode) . . . . . 213
Table 9-10	Motorola Bus Interface Timing . . . . . 215
Table 9-11	Motorola Bus Interface Timing (Master Mode) . . . . . 218
Table 9-12	Clock Input Timing . . . . . 220
Table 9-13	Transmit Cycle Timing . . . . . 221
Table 9-14	Transmit Synchronization Timing . . . . . 222
Table 9-15	Receive Cycle Timing . . . . . 223
Table 9-16	Receive Synchronization Timing . . . . . 224

Table 9-17	JTAG Interface Timing . . . . .	225
Table 9-18	Reset Timing . . . . .	226



## 1 MUNICH256 Overview

The MUNICH256 is a highly integrated protocol controller that implements HDLC, PPP and transparent (TMA) protocol processing for 256 channels. An on-chip data management unit is optimized to transfer data packets via a PCI interface by minimizing the bus load.

The serial interface of the device can be configured in a 16-port mode and additionally in a 28-port mode. The 16-port mode provides a clock pin, a data pin and a frame synchronization pin for each port and direction. The 28-port mode provides a clock pin and a data pin per port and direction. In this mode frame boundaries are indicated by clock gaps. **Table 1-1** below shows the pin configuration and the supported frame structures in the 16-port mode and the 28-port mode.

**Table 1-1 Interface Configuration**

	Port mode	
	16-port mode	28-port mode
<b>Supported Interfaces</b>		
1.544 MBit/s channelized	x	x
2.048 MBit/s channelized	x	x
4.096 MBit/s channelized	x	
8.192 MBit/s channelized	x	
Unchannelized	x	x
<b>Supported Pins</b>		
Receive Data	x	x
Receive Clock	x	x
Receive Synchronization Pulse	x	
Transmit Clock	x	x
Transmit Data	x	x
Transmit Synchronization Pulse	x	
<b>Frame Indication</b>		
Gapped Clock		x
Synchronization Pulse	x	

## 1.1 General Features

- Configurable port interface which operates in 16-port mode or 28-port mode.
- In 16-port mode protocol processing on up to 16 T1, E1, channelized 4 MBit/s, channelized 8 MBit/s or unchannelized links for frame relay, router or DSLAM applications with a maximum aggregate data rate of up to 90 Mbit/s per direction at 66 MHz PCI frequency
- In 28-port mode protocol processing on up to 28 T1, E1 or unchannelized links. T1, E1 frame boundaries are indicated by clock gaps
- Support of 256 bidirectional channels, which can be assigned arbitrarily to a maximum of 16 links, for HDLC, PPP or transparent mode (TMA) processing
- Concatenation of any, not necessarily consecutive, time slots to logical channels on each physical link. Supports DS0, fractional T1/E1 or T1/E1 channels
- Additional support of unchannelized modes, with data rates of up to 45 Mbit/s on port zero and 8.192 Mbit/s on all other ports
- Provides 32kB data buffer in transmit direction and 12kB data buffer in receive direction
- Independently selectable pay load loops for each port
- Provides a test function which allows to switch one out of 16 (28) ports to a test port
- System interface is a PCI 32 bit, 66 MHz Rev. 2.1 compliant bus interface, which supports configuration of subsystem ID / subsystem vendor ID via a serial EEPROM interface
- Integrates a local microprocessor master and slave interface (demultiplexed 16 bit address and data bus in Intel mode or Motorola mode) which allows access to the local bus via the PCI bus or which can communicate with a PCI host processor through an on-chip mailbox
- JTAG boundary scan according to IEEE1149.1 (5 pins)
- 0.25  $\mu\text{m}$ , 2.5V core technology
- I/Os are 3.3V tolerant and have 3.3V driving capability
- Package P-BGA 388 (35mm x 35mm, pitch 1.27mm)
- Full scan path and BIST of on-chip RAMs for production test
- Performance: 90 Mbit/s data throughput per direction at 66 MHz
- Estimated power consumption: 3W at 66 MHz
- Also available as device with extended temperature range -40..+85°C

## 1.2 Logic Symbol




Figure 1-1 MUNICH256 16-port Mode Logic Symbol




Figure 1-2 MUNICH256 28-port Mode Logic Symbol

### 1.3 General System Integration MUNICH256

The MUNICH256 provides the HDLC/PPP or transparent (TMA) protocol handling for channelized or unchannelized applications with up to 16 links. Protocol data is transferred to the packet RAM via the PCI bus and handled (e.g. for layer3 protocol handling) by a central CPU. An integrated mailbox allows to exchange information between a local CPU and the line card processor.






Figure 1-3 System Integration of the MUNICH256

## 2 Pin Description

### 2.1 Pin Diagram 16-Port Mode MUNICH256

(Top view)

	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1																																				
AF	VSS	LD(3)	NC22	LD(5)	VDD25	LD(11)	LD(13)	LA(1)	VSS	LA(4)	LA(8)	VDD25	LA(10)	LA(11)	VDD25	AD(0)	AD(5)	VSS	AD(6)	AD(9)	AD(12)	VDD25	PAR	STOP	NC24	VSS																																				
AE	LD(2)	VDD25	LD(4)	NC23	NC20	LD(8)	VSS	LD(12)	LA(0)	VDD25	LA(5)	VSS	LA(9)	LA(12)	VSS	AD(2)	VDD25	C/BE(0)	AD(10)	VSS	AD(14)	SEPR	DEVE L	NC25	VDD25	NC28																																				
AD	VSS	LD(1)	VSS	NC17	NC18	VDD3	LD(7)	LD(9)	VDD3	LD(14)	LD(2)	LA(6)	VDD3	LBHE/LSIZE	AD(1)	AD(4)	AD(8)	VDD3	AD(13)	C/BE(1)	VDD3	TRDY	NC27	VSS	NC29	AD(17)																																				
AC	TINT	TCSE	LFD/LDS	VDD3	NC16	NC19	NC21	LD(6)	LD(10)	VDD3	LD(15)	LA(3)	LA(7)	NTA	AD(3)	AD(7)	VDD3	AD(11)	AD(15)	FEPR	INDY	NC26	VDD3	NC31	AD(16)	AD(21)																																				
AB	VDD25	UHLDA/LBG	LWR/LFD/TWR	LD(0)	<table border="1" style="margin: auto;"> <tr><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td></tr> <tr><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td></tr> <tr><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td></tr> <tr><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td></tr> <tr><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td></tr> <tr><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td><td>VSS</td></tr> </table>																		VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	NC30	FRAME	AD(20)	VDD25
VSS	VSS	VSS	VSS	VSS																			VSS																																							
VSS	VSS	VSS	VSS	VSS																			VSS																																							
VSS	VSS	VSS	VSS	VSS																			VSS																																							
VSS	VSS	VSS	VSS	VSS																			VSS																																							
VSS	VSS	VSS	VSS	VSS																			VSS																																							
VSS	VSS	VSS	VSS	VSS																			VSS																																							
AA	RD(1)	U-HOLD/LBF	VDD3	LRDY																			C/BE(2)	VDD3	AD(23)	DSEL																																				
Y	VDD25	VSS	LCLK	LCSD																			AD(18)	AD(19)	VSS	VDD25																																				
W	RD(2)	RCLK(1)	U-MODE	LCST																			AD(22)	VDD3	AD(25)	AD(26)																																				
V	VSS	TCLK(14)	VDD3	LBGACK																			AD(24)	C/BE(3)	AD(27)	VSS																																				
U	TCLK(13)	VDD25	RD(3)	VDD3																			VDD3	AD(28)	VDD25	AD(29)																																				
T	TCLK(9)	TCLK(11)	RCLK(9)	RCLK(2)																			AD(30)	AD(31)	FEQ	GNT																																				
R	VDD25	VSS	TCLK(12)	TCLK(15)																			CLK	RST	VSS	VDD25																																				
P	TCLK(7)	TCLK(8)	TCLK(10)	VDD3	SPLQAD	VDD3	SPI	SPO																																																						
N	TTCLK	TCLK(6)	VDD3	TCLK(5)	SPCLK	SPCS	RSP(15)	TSP(15)																																																						
M	VDD25	VSS	TRD	TD(14)	RSP(14)	TSP(14)	VSS	VDD25																																																						
L	TCLK(4)	TD(13)	VDD3	TD(11)	RSP(12)	TSP(12)	TSP(13)	RSP(13)																																																						
K	TD(15)	VDD25	RCLK(4)	VDD3	RES14	RES15	VDD25	RES16																																																						
J	VSS	RD(4)	VDD3	RD(6)	RES11	VDD3	RES13	VSS																																																						
H	TD(12)	RD(5)	RCLK(6)	VDD3	RSP(11)	RES9	RES10	RES12																																																						
G	VDD25	VSS	RCLK(7)	RCLK(8)	RSP(9)	RSP(10)	VSS	VDD25																																																						
F	RCLK(5)	RD(7)	VDD3	TMS	TSP(8)	VDD3	TSP(10)	TSP(11)																																																						
E	VDD25	RD(8)	SCAN	NC12	NC0	RES7	TSP(9)	VDD25																																																						
D	RD(8)	VSS	TDO	VDD3	NC15	NC9	TD(10)	TD(6)	RD(10)	VDD3	RCLK(13)	TD(0)	TCLK(1)	RCLK(14)	RES20	TSP(0)	VDD3	RSP(2)	RSP(4)	TSP(6)	RSP(7)	RES3	VDD3	NC7	RES8	RSP(8)																																				
C	RCLK(9)	TDK	VSS	NC14	NC10	VDD3	TD(7)	TD(4)	VDD3	RD(12)	TD(2)	TCLKO/TRCLK	TCLK(2)	VDD3	TTD	RCLK(8)	TSP(1)	TSP(2)	TSP(4)	RSP(5)	VDD3	TTSP	RES6	VSS	NC3	NC1																																				
B	TRST	VDD25	NC13	NC8	TD(9)	TD(5)	VSS	RCLK(10)	RCLK(11)	VDD25	TD(1)	VSS	TCLK(3)	RD(15)	VSS	RD(0)	VDD25	RSP(1)	RSP(3)	VSS	TSP(7)	TRSP	RES5	NC6	VDD25	NC2																																				
A	VSS	NC11	TDI	TD(8)	VDD25	TD(3)	RD(11)	RCLK(12)	VSS	RD(13)	TCLK(0)	VDD25	RD(14)	RCLK(15)	VDD25	RES21	RSP(0)	VSS	TSP(3)	TSP(5)	RSP(6)	VDD25	RES4	NC4	NC5	VSS																																				

Figure 2-1 MUNICH256 Pin Configuration 16-Port Mode