



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



SIDEC

Smart Integrated Digital Echo Canceller

PEF/PEB 20954 HT, Version 1.1

PEF/PEB 20954 E, Version 1.1

Wireline Communications



Never stop thinking.

ABM[®], ACE[®], AOP[®], ARCOFI[®], ASM[®], ASP[®], DigiTape[®], DuSLIC[®], EPIC[®], ELIC[®], FALC[®], GEMINAX[®], IDEC[®], INCA[®], IOM[®], IPAT[®]-2, ISAC[®], ITAC[®], IWE[®], IWORX[®], MUSAC[®], MuSLIC[®], OCTAT[®], OptiPort[®], POTSWIRE[®], QUAT[®], QuadFALC[®], SCOUT[®], SICAT[®], SICOFI[®], SIDEC[®], SLICOFI[®], SMINT[®], SOCRATES[®], VINETIC[®], 10BaseV[®], 10BaseVX[®] are registered trademarks of Infineon Technologies AG. 10BaseS[™], EasyPort[™], VDSLite[™] are trademarks of Infineon Technologies AG. Microsoft[®] is a registered trademark of Microsoft Corporation, Linux[®] of Linus Torvalds, Visio[®] of Visio Corporation, and FrameMaker[®] of Adobe Systems Incorporated.

The information in this document is subject to change without notice.

Edition 2004-07-28

**Published by Infineon Technologies AG,
St.-Martin-Strasse 53,
81669 München, Germany**

**© Infineon Technologies AG 7/28/04.
All Rights Reserved.**

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

SIDEC**Revision History:** 2004-07-28

Rev. 2

Previous Version: Data Sheet, DS1, 1999-04

Page	Subjects (major changes since last revision)
-------------	---

Changes from previous version DS3, 2003-06-01 to DS4, 2003-09-01

Page 141	timing t_smon_delay
-----------------	---------------------

	document rearranged
--	---------------------

	Additional configuration hints in the “Operational Description” on Page 51 and following pages
--	--

Table of Contents		Page
1	Introduction	11
1.1	Key Features	12
1.2	Logic Symbol	15
1.3	Typical Applications	16
2	Pin Description	20
2.1	Pin Diagram	20
2.2	Pin Definitions and Functions for the P-TQFP-144-8 package	22
2.3	Pin Definitions and Functions for the P-LFBGA-160-2 Package	32
3	Functional Description	43
3.1	Functional Block Diagram and Description	43
3.1.1	Speech Control	43
3.1.2	Disabling Logic	44
3.1.3	Adaptive Echo Estimation Unit	44
3.1.4	PCM Input/Output Interface	44
3.1.5	Subtractor	45
3.1.6	Non Linear Processor	45
3.1.7	Microprocessor Interface	45
3.1.8	Universal Control and Communication Interface	45
3.1.9	Watchdog Timer	46
3.1.10	Clock Control	46
3.1.11	JTAG and RAM BIST	46
3.1.12	Test	46
3.2	Description of Functional Features	47
3.2.1	Channelwise and Global A- and m-Law Conversion	47
3.2.2	Bypass and Disabling Functions	48
3.2.3	UCC Interface	49
4	Operational Description	51
4.1	Pin Connection Diagram for SIDEC	51
4.2	Synchronization and Clock Modes	52
4.2.1	PCM Signal Timing and Frame Alignment	57
4.2.2	Timing of SYNCL and SYNCO	60
4.2.3	Clock Timing within External VCO Capture Range	61
4.2.4	Serial Interface (Controlling and Monitoring) Timing	62
4.2.5	UCC Interface Signal Timing and Frame Alignment	63
4.2.6	Speech Highway Control Signals for CAS in T1 Systems	66
4.2.7	Microprocessor Interface	67
4.3	Operational functions overview	67
4.3.1	Adaptive filter function	67
4.3.2	Filter	67
4.3.3	Filter coefficient adaptation	67
4.3.4	Stability / divergence protection	68

Table of Contents		Page
4.3.4.1	Coefficient damping	68
4.3.4.2	Auxiliary coefficient supervision	68
4.3.4.3	Sinusoidal (non-voice) signal protection	68
4.3.4.4	Overcompensation protection	68
4.3.4.5	Low frequency RI superimposing	68
4.3.5	Non linear processing	68
4.3.5.1	Background noise measurement	68
4.3.5.2	Background noise insertion	68
4.3.5.3	NLP control	69
4.3.6	Double talk detection	69
4.3.7	Voice activity detection	69
4.3.8	Offset compensation	69
4.3.9	Disable tone detection functions	69
4.3.10	Other disable event detection functions	69
4.4	Operational functions configuration	70
4.4.1	Adaptive filter function	70
4.4.1.1	Filter	70
4.4.1.2	Filter coefficient Adaptation Speed	70
4.4.1.3	Stability / divergence protection	71
4.4.2	Non linear processing	74
5	Register Description	77
5.1	Detailed Register Description	77
5.1.1	Register Map	77
5.1.2	Read-Write-Register	83
5.1.3	Write Register	84
5.1.4	Read Register	118
6	Electrical Characteristics	128
6.1	Absolute Maximum Ratings	128
6.2	Operating Range	128
6.3	DC Characteristics	129
6.4	AC Characteristics	130
6.5	Capacitances	131
6.6	Timing Diagrams	132
6.6.1	Clock Timing	132
6.6.2	PCM Signal Timing and Frame Alignment	133
6.6.3	Timing of SYNCl and SYNCO	137
6.6.4	Clock Timing within External VCO Capture Range	139
6.6.5	Serial Interface (Controlling and Monitoring) Timing	140
6.6.6	UCC Interface Signal Timing and Frame Alignment	142
6.6.7	Speech Highway Control Signals for CAS in T1 Systems	146
6.6.8	Microprocessor Interface	147

Table of Contents		Page
6.6.8.1	Intel Mode (IM0='0')	148
6.6.8.2	Motorola Mode (IM0='1')	150
6.6.9	JTAG Timing	156
7	Package Outlines	157
8	Glossary	159

List of Figures		Page
Figure 1	Logic Symbol of the SIDEC	15
Figure 2	SIDEC in a Circuit Emulation Service Carried over ATM.	16
Figure 3	SIDEC in a Voice over IP Gateway	17
Figure 4	SIDEC in a Private Branch Exchange (PBX).	18
Figure 5	SIDEC in a Wireless System	19
Figure 6	Pin Configuration P-TQFP-144-8.	20
Figure 7	Pin Configuration P-LFBGA-160-2(top view).	21
Figure 8	Block Diagram	43
Figure 9	Explanation of Options for A- and m-Law Conversion.	48
Figure 10	Bypass and Disabling Functions of the SIDEC	49
Figure 11	UCC Signal for control of PCM Signal	50
Figure 12	Internet Working Unit: SIDEC between a FALC and IWE8	51
Figure 13	Master Clock Mode, ext. 32.768 MHz, no SDECI Clock	52
Figure 14	Master Clock Mode with External 8.192 MHz Clock	53
Figure 15	Slave Clock Mode with External 8.192 MHz and 32.768 MHz.	54
Figure 16	Reference Clock Mode with 2.048 MHz.	55
Figure 17	128 ms Delay Mode	56
Figure 18	Multiple SIDEC.	57
Figure 19	PCM Signal Timing and Frame Alignment.	58
Figure 20	Delay of PCM Signals	59
Figure 21	PCM and UCC Signal synchroization to SCLKI and SYNCI	59
Figure 22	Timing of SYNCI and SYNCO	60
Figure 23	Clock Timing within External VCO Capture Range	61
Figure 24	Serial Interface (Controlling and Monitoring) Timing	62
Figure 25	UCC Interface Signal Timing and Frame Alignment	63
Figure 26	Special Cases for Multiframe Alignment and Timing Characteristics.	65
Figure 27	Timing of Supporting signals for CAS-BR Applications	66
Figure 28	Explanation of Test Pattern Generation (random sign signal)	100
Figure 29	Input/Output Waveforms for AC-Tests.	130
Figure 30	Clock Timing	132
Figure 31	PCM Signal Timing and Frame Alignment.	134
Figure 32	Delay of PCM Signals	135
Figure 33	PCM and UCC Signal synchronization to SCLKI and SYNCI	135
Figure 34	Timing of SYNCI and SYNCO	137
Figure 35	Clock Timing within External VCO Capture Range	139
Figure 36	Serial Interface (Controlling and Monitoring) Timing	140
Figure 37	UCC Interface Signal Timing and Frame Alignment	142
Figure 38	Special Cases for Multiframe Alignment and Timing Characteristics.	144
Figure 39	Timing of Supporting signals for CAS-BR Applications	146
Figure 40	Internal Read Signal and Internal Write Signal	147
Figure 41	Read Timing in Multiplexed Intel Mode (IM0='0', IM1='0')	148
Figure 42	Write Timing in Multiplexed Intel Mode (IM0='0', IM1='0')	148

List of Figures**Page**

Figure 43	Read Timing in Demultiplexed Intel Mode (IM0='0', IM1='1')	149
Figure 44	Write Timing in Demultiplexed Intel Mode (IM0='0', IM1='1')	149
Figure 45	Read Timing in Multiplexed Motorola Mode (IM0='1', IM1='0')	150
Figure 46	Write Timing in Multiplexed Motorola Mode (IM0='1', IM1='0')	150
Figure 47	Read Timing in Demultiplexed Motorola Mode (IM0='1', IM1='1') . . .	151
Figure 48	Write Timing in Demultiplexed Motorola Mode (IM0='1', IM1='1') . . .	151
Figure 49	JTAG Boundary Scan Timing	156
Figure 50	Location of levels and loss of an echo canceller	160
Figure 51	Example of an impulse response of an echo path	162

List of Tables		Page
Table 1	Ordering Information	14
Table 2	General Pins	22
Table 3	Synchronization	22
Table 4	Microprocessor Interface	24
Table 5	Microcontroller Port Extension	25
Table 6	Processor Watchdog Circuit	26
Table 7	Speech Highways	26
Table 8	UCC Interface	27
Table 9	Speech Highway Control Signals for CAS in T1 Systems	28
Table 10	Channelwise Serial Interface	28
Table 11	Test Interface for Boundary Scan according to IEEE 1149.1	30
Table 12	Test Interface	30
Table 13	Power Supply	31
Table 14	Unused Pins	31
Table 15	General Pins	32
Table 16	Synchronization	32
Table 17	Microprocessor Interface	34
Table 18	Microcontroller Port Extension	35
Table 19	Processor Watchdog Circuit	36
Table 20	Speech Highways	36
Table 21	UCC Interface	37
Table 22	Speech Highway Control Signals for CAS in T1 Systems	38
Table 23	Channelwise Serial Interface	38
Table 24	Test Interface for Boundary Scan according to IEEE 1149.1	40
Table 25	Test Interface	40
Table 26	Power Supply	41
Table 27	Unused Pins	42
Table 28	Filter Parameter	70
Table 29	Filter coefficient adaptation speed adjustment	70
Table 30	Coefficient damping	71
Table 31	Auxiliary coefficient supervision	71
Table 32	Sinusoidal (non-voice) signal protection	72
Table 33	Overcompensation protection	74
Table 34	Background noise measurement	75
Table 35	Background noise insertion	76
Table 36	SGMOD1/0 Configuration	100
Table 37	AFI Coefficients to Absolute Linear Value Conversion	121
Table 38	Conversion of Monitor Register Values to dBm0 Values	123
Table 39	Clock Timing Characteristics (preliminary).	132
Table 40	Periods of Clock Signals	133
Table 41	PCM Signal Timing and Frame Characteristics (preliminary)	136
Table 42	Characteristics of Timing of SYNCl and SYNCO (preliminary)	138

List of Tables

Page

Table 43	Serial Interface (Controlling and Monitoring) Timing (preliminary) . . .	140
Table 44	UCC Interface Signal Timing and Frame Alignment (preliminary) . . .	145
Table 45	Preliminary Internal Read and Write Signal Timing	147
Table 46	Preliminary Microprocessor Interface Timing Values	152
Table 47	JTAG Boundary Scan Timing	156

1 Introduction

The **S**mart **I**ntegrated **D**igital **E**cho **C**anceller (SIDECE) suppresses echoes in telecommunication networks which might disturb any kind of terrestrial or wireless communication. It incorporates leading edge CMOS technology as well as INFINEON's many years' experience in Telecommunication ICs.

In communication links reflections resulting in an electrical echo are due to hybrid splits or imperfect terminations in subscribe loops. Acoustical echoes may occur due to poor isolation of microphone and speaker of some telephone system. These electrical and acoustical echoes disturb the quality of the transmission. To ensure high quality, pure data transmission the ITU-T (International Telecommunications Union, Telecommunication Standardization Sector) suggests in the recommendation G.131 the use of echo cancellers. Echo cancellation is extremely desirable for data links with total round trip transmission times of more than 50 ms.

SIDEC



Smart Integrated Digital Echo Canceller

PEF/PEB 20954 HT

Version 1.1

1.1 Key Features

- 2.048 MHz PCM input and output interfaces with selectable μ - and A-Law coding according to ITU G.711
- Rapid convergence of patented algorithm at the beginning or during a connection even in the presence of background noise at the near end subscriber
- Echo return loss enhancement of > 30 dB (ERLE)
- Detection of double talk for adaptive convergence control
- Independently controlled voiceband echo cancelling according to ITU G.165 and G.168 for
 - 32 channels with end echo path delay of less than 63.75 ms
 - 16 channels with end echo path delay of less than 127.75 ms (usage of two SIDEC in parallel for simultaneous processing of 32 channels is easily possible)
- Smart Non Linear Processor controlled by echoloss, echo path delay and background noise
- Various options for comfort noise injection
- Maskable disabling functions
 - 2100 Hz tone with phase reversal detection
 - 2100 Hz tone without phase reversal detection
 - 2010 Hz continuity check (SS7)
 - via PCM timeslot 16 Bit a, b, c or d according to ITU G.704
 - individual channels maskable via Microprocessor Interface, UCC Interface and Serial Interface



Type	Package
PEF/PEB 20954 HT	P-TQFP-144-8
PEF/PEB 20954 E	P-LFBGA-160-2

Introduction

- Integrated Universal Control and Communication Interface (UCCI) for signaling highways with direct hardware control for:
 - disable cancelling
 - configurable disabling functions
 - communication between board controllers
- Support of Channel Associated Signaling (CAS) BR transparency (robbed bits) in send path
- Selectable μ - to A-Law or A- to μ -Law Conversion on a global or per channel basis
- Configurable idle channel supervision
- Clear channel capability (64 clear) on a per channel basis
- Special evaluation of bit 8 in T1 Modem calls possible (56 clear)
- Serial 256 kbit/s interface to control the functions disable cancelling, freeze coefficients, clear channel, disable NLP, PCM Law conversion control or combinations of above
- Monitor pins for several internal states
- Switchable global loop from receive output to send input and send output to receive input
- Switchable global attenuation (2.5 dB or 6 dB) at the receive and send output
- Flexible Microprocessor Interface (Intel or Motorola type, Mux and Demux mode) usable for:
 - configuration of parameters such as thresholds and functions on a global basis
 - Disable cancelling, freeze coefficients, clear channel, disable NLP, PCM Law conversion control (all functions individually for each channel)
 - support of background tests for disabled or idle timeslots (feeding and reading of test levels)
 - possibility to read levels, attenuations, internal states, signal values or all coefficients of a selected timeslot
 - control of the RAM Built In Self Test
- Advanced Integrated Watchdog Timer
- Supervision of the input clocks
- Various clock modes possible for 32.768 MHz and 8.192 MHz
- Boundary Scan according to IEEE 1149.1 Standard
- Power supply: 3.3 V, 5V tolerant inputs
- Typical power dissipation: 900 mW
- Plastic package P-TQFP 144-8, P-LFBGA 160-2
- Temperature range: -40°C - 85°C and 0°C - 70°C

Ordering Information

Table 1 Ordering Information

Product	Package	Q-Number
PEB 20954 HT	P-TQFP 144-8 (0°C - 70°C)	Q67003 H9363
PEF 20954 HT	P-TQFP 144-8 (-40°C - 85°C)	Q67003 H9364
PEB 20954 E	P-LFBGA-160-2 (0°C - 70°C)	Q67003 H9422
PEF 20954E	P-LFBGA-160-2 (-40°C - 85°C)	Q67003 H9423

1.2 Logic Symbol




Figure 1 Logic Symbol of the SIDE C

1.3 Typical Applications

The SIDEC can be used for various applications.

Figure 2 to **Figure 5** display typical examples.




Figure 2 SIDEC in a Circuit Emulation Service Carried over ATM

In this interworking unit there are two INFINEON products connected to the SIDEC. The FALC 56 serves as a frame and line interface component whereas the IWE8 PXB 4220 operates as an interworking element.

The delays of networks and the inter working units are usually long. In the application above the SIDEC cancels the echo that is generated by reflection on the near end side and heard by the far end speaker. The SIDEC can cancel end echo paths (SDH or PDH Network on near end side) up to 128 ms. For details see **Figure 17**.

For the set up illustrated in **Figure 2** a application note "Using SIDEC in a Voice over ATM Application" is available.




Figure 3 SIDEc in a Voice over IP Gateway

An emerging market in the telecom industry is “Voice Over IP”. Due to the long delay echo cancellation is required. The delay is introduced through packetizing and voice compression. The SIDEc handles different functions in a Voice over IP gateway, such as Voice Detection, Voice Activity Detection, Comfort Noise and A-law u-law conversion regarding G.711.

In a gateway the SIDEc points into the PSTN network as shown in **Figure 3**. The echo itself is generated by the hybrid in the PSTN cloud. Before the voice signal from the POTS gets packetized into ATM, FR or Ethernet cells the echo is being cancelled by the SIDEc.

For a high voice quality in “Voice Over IP” environment echo cancellation is a major requirement.




Figure 4 SIDEC in a Private Branch Exchange (PBX)

SIDEC can be used in a PBX or Central Office (CO) to cancel the echo next to the customer side (near end echo). The echo delay is kept short. The delay for this application is usually less than 64ms and the SIDEC can cancel up to 32 channels.

Figure 4 shows a PBX with a T1/E1 interface FALC LH to the CO on the one side. On the other side analog phones are connected.

A possible INFINEON solution with the SICOFI (includes D/A and A/D conversion) and the SLIC (hybrid) to connect the analog phone is shown above.




Figure 5 SIDECE in a Wireless System

Due to voice compression and error correction the one way transmission time for wireless voice signals is typically 90 ms. With 180 ms roundtrip time the 50 ms roundtrip time for echo free transmission is exceeded by at least 130 ms. Hence, the speaker on the mobile phone will hear any kind of echo generated in the hybrid next to the POTS or the acoustical echo of the POTS. The SIDECE suppresses those two kinds of echoes if it is incorporated in the MSC. Depending on the individual call the end echo path can differ dramatically. In Europe the end echo path could even go to different countries causing strong dispersion of the echo. Only a high quality echo canceller with long end path delay options guarantees compensation of the strongly varying echoes.

2 Pin Description

2.1 Pin Diagram




Figure 6 Pin Configuration P-TQFP-144-8

Pin Description

	A	B	C	D	E	F	G	H	J	K	L	M	N	P
14	NC	CTRL16	RFSPF_N	RFCLKF	RFCLKEX	TMFBO	RO	SO128	NC	RI	TMFBI	IM0	IM1	CS0_N
13	MODE1	CLK32SEL	NC	RFSPN_N	RFLKN	CLK16	SO	RO128	SI	TSIGM	NC	NC	NC	CS1_N
12	PORES_N	MODE0	VSS	VDD	VSS	VDD	VDD	VDD	VDD	VSS	VDD	VSS	RD_N/ DS_N	WR_N/ RW_N
11	SYNCO	CLK40	VDD	VSS	VDD	VSS	VDD	VDD	VSS	VDD	VSS	VDD	ALE	INT_N
10	SDECO	SCLKO	VSS	VDD							VDD	VSS	UPRES	UPRES_N
9	CTRL32	NC	VDD	VSS							VSS	VDD	RDY_N	AD0
8	CLK32	NC	VDD	VDD							VDD	VDD	AD1	AD2
7	SDECI	SCLKI	VDD	VDD							VDD	VDD	AD4	AD3
6	SYNCI	UCCI	VDD	VSS							VSS	VDD	AD6	AD5
5	UCCO	TUCCO_N	VSS	VDD							VDD	VSS	A0	AD7
4	KSCEN	NC	VDD	VSS	VDD	VSS	VDD	VDD	VSS	VDD	VSS	VDD	A2	A1
3	KSCMOD	NC	VSS	VDD	VSS	VDD	VDD	VDD	VDD	VSS	VDD	VSS	A4	A3
2	TEST	TDI	TCK	FLEX SCTR	CONV DIS	NLPDIS	CCMON	FLEX MON1	FREEZE MON	DISMON	UPIO1	UPIO3	A6	A5
1	TDO	TMS	TRST	ENCC	FREEZE	DIS	CONV DISMON	FLEX MON2	HRES MON	NLP DISMON	UPIO0	UPIO2	DISWD_N	UPRESI_N

Pin diagram LFBGA160

Figure 7 Pin Configuration P-LFBGA-160-2(top view)

2.2 Pin Definitions and Functions for the P-TQFP-144-8 package

Table 2 General Pins

Pin No.	Symbol	Input (I) Output (O) Pull Up / Pull Down	Function			
114	PORES	I, PU	Power On Reset. A low on this pin forces all registers and counters to predefined values			
112	MODE1	I, PU	1	End delay < 64ms	1	For future use
113	MODE0	I, PU	1		0	
112	MODE1	I, PU	0	End delay < 128 ms Master Mode	0	End delay < 128 ms Slave Mode
113	MODE0	I, PU	1		0	

Table 3 Synchronization

Pin No.	Symbol	I/O, PU/PD	Function			
111	CLK32SEL	I, PU	Selects from which source SCLKO will be derived: '1': SCLKO will be derived from CLK32 by dividing by 4 '0': SCLKO will be derived from CLK16 by dividing by 2			
126	CLK32	I, PU	32.768 MHz Operating Clock for the SIDEC			
123	CTRL32	O	Control voltage for the 32.768 MHz operating Clock VCO, maskable for reduced power consumption			
130	SCLKI	I, PU	System clock input (8.192 MHz) for PCM- and UCCI			
119	SCLKO	O	8.192 MHz system clock output, source CLK32 or CLK16 is selectable via pin CLK32SEL, maskable for reduced power consumption			
117	CLK40	O	4.096 MHz system clock output for subsequent circuits, derived from SCLKI, maskable for reduced power consumption			

Table 3 Synchronization (cont'd)

Pin No.	Symbol	I/O, PU/PD	Function
131	SYNCI	I, PU	System Synchronization input pulse. Defines the frame alignment of PCM and UCCI signals in conjunction with the values in registers RIALIGN, SIALIGN, SOALIGN, UCCALIGN, PHALIGN and also the multiframe alignment of the UCCI. Must be integer multiple of 125 μ s if UCC Interface is not used. Must be multiple integer of 4 ms if UCC interface is used. Leave open if not used or connect to V_{DD}
118	SYNCO	O	System Synchronization output pulse (see SYNCI), duration configurable one or two SCLKO periods, period 125 μ s. If the UCC interface is not used and no SYNCI is applied, SYNCO can take over the part and role of SYNCI.
120	SDECO	O	Synchronization output pulse for other SIDECS if this SIDECS uses its own 32.768 MHz VCO. Can also be used for synchronization of external devices to the serial control input and monitor output signals of the SIDECS. The pulse width is 488 ns with a period of 125 μ s.
129	SDECI	I, PU	Synchronization input pulse if the SIDECS uses the 32.768 MHz VCO of another SIDECS. The same SCLKI signal can be applied to SDECI and SCLKI pin if the SCLKI is supplied by a source with correct phase condition to the CLK32 (see Figure 15). If the pin is not used leave it open or connect it to V_{DD} .
101	RFCLKF	I, PU	Reference clock (2.048 MHz) for frequency comparison to generate the control voltage for the 16.384 MHz VCXO if Register FSLIPIV[6:5]="00"
100	RFCLKN	I, PU	Reference clock (2.048 MHz) for frequency comparison to generate the control voltage for the 16.384 MHz VCXO if Register FSLIPIV[6:5]="01"

Pin Description

Table 3 Synchronization (cont'd)

Pin No.	Symbol	I/O, PU/PD	Function
99	RFCLKEX	I, PU	Reference clock (2.048 MHz) for frequency comparison to generate the control voltage for the 16.384 MHz VCXO if Register FSLIPIV[6]='1'
96	CLK16	I, PU	Clock from 16.384 MHz VCXO
106	CTRL16	O	Control voltage for the 16.384 MHz VCXO
103	$\overline{\text{RFSPF}}$	I, PU	Receive Frame Sync Pulse from the far end side (F1). This pulse of 488 ns width marks timeslot 0 when writing into Elastic Store (e.g. FALC) to prevent faults in one frame length mode. To use this pin Register FSLIPIV[5] must be '0'.
102	$\overline{\text{RFSPN}}$	I, PU	Receive Frame Sync Pulse from the near end side (F2). This pulse of 488 ns width marks timeslot 0 when writing into Elastic Store (e.g. FALC) to prevent faults in one frame length mode. To use this pin Register FSLIPIV[5] must be '1'.

Table 4 Microprocessor Interface

Pin No.	Symbol	I/O, PU/PD	Function
78	IM0	I, PU	Interface Mode Intel = low, Motorola = high
77	IM1	I, PU	Interface Mode MUXED = low, DEMUXED = high
71	$\overline{\text{CS0}}$	I, PU	Chip Select. A low signal selects the SIDEC (internally "anded" with $\overline{\text{CS1}}$).
70	$\overline{\text{CS1}}$	I, PU	Chip Select. A low signal selects the SIDEC (internally "anded" with $\overline{\text{CS0}}$).
46-43 40-38	A0..A6	I, PU	Address Bus. Only used in demuxed mode, can be left open in muxed mode.
58-55 52-49	AD0..AD7	I/O, -	Multiplexed Address/Data Bus in multiplexed mode, Data Bus in demultiplexed mode

Pin Description

Table 4 Microprocessor Interface (cont'd)

Pin No.	Symbol	I/O, PU/PD	Function
67	ALE	I, PU	Address Latch Enable in multiplexed mode. Address on AD bus is internally latched with the falling edge of ALE. This signal is also used for the internal clock supervision. In Demuxed mode there must be provided an external independent clock signal (i.e. processor clock) in order to enable proper clock supervision.
69	$\overline{RD/DS}$	I, PU	Intel mode. A low indicates a read operation. Motorola mode. Data Strobe, active low to control read/write
68	$\overline{WR/RW}$	I, PU	Intel mode. A low indicates a write operation. Motorola mode. High = read cycle, low = write cycle
64	\overline{INT}	O, (od)	Interrupt request from the SIDEC, active low
61	\overline{RDY}	O, (od)	Ready signal for μ C devices that support this feature. For read cycles the signal is asserted after the data on the AD bus is valid. For writing cycles the signal is asserted when a write access is ready to be concluded.

Table 5 Microcontroller Port Extension

Pin No.	Symbol	I/O, PU/PD	Function
27	UPIO0	I/O, PU	Pin that can be read and controlled by the on board processor via register UPIO
28	UPIO1	I/O, PU	Pin that can be read and controlled by the on board processor via register UPIO
29	UPIO2	I/O, PU	Pin that can be read and controlled by the on board processor via register UPIO
30	UPIO3	I/O, PU	Pin that can be read and controlled by the on board processor via register UPIO