



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# ICs for Communications

Multichannel Network Interface Controller for HDLC  
MUNICH32

PEB 20320 Version 3.4

User's Manual 01.2000

DS3

<b>PEB 20320</b>		
<b>Revision History:</b>		<b>Current Version: 01.2000</b>
Previous Version:		User's Manual 1998-06-01 DS2 (V3.4)
Page (in previous Version)	Page (in current Version)	Subjects (major changes since last revision)
		Package P-TQFP-176-1 removed from User's Manual.

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide:  
see our webpage at <http://www.infineon.com>

ABM®, AOP®, ARCOFI®, ARCOFI®-BA, ARCOFI®-SP, DigiTape®, EPIC®-1, EPIC®-S, ELIC®, FALC®54, FALC®56, FALC®-E1, FALC®-LH, IDEC®, IOM®, IOM®-1, IOM®-2, IPAT®-2, ISAC®-P, ISAC®-S, ISAC®-S TE, ISAC®-P TE, ITAC®, IWE®, MUSAC®-A, OCTAT®-P, QUAT®-S, SICAT®, SICOFI®, SICOFI®-2, SICOFI®-4, SICOFI®-4μC, SLICOF® are registered trademarks of Infineon Technologies AG.

ACE™, ASM™, ASP™, POTSWIRE™, QuadFALC™, SCOUT™ are trademarks of Infineon Technologies AG.

#### **Edition 01.2000**

**Published by Infineon Technologies AG,**

**SC,  
Balanstraße 73,  
81541 München**

© Infineon Technologies AG 2000.

All Rights Reserved.

#### **Attention please!**

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies AG is an approved CECC manufacturer.

#### **Packing**

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

#### **Components used in life-support devices or systems must be expressly authorized for such purpose!**

Critical components<sup>1</sup> of the Infineon Technologies AG, may only be used in life-support devices or systems<sup>2</sup> with the express written approval of the Infineon Technologies AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

## Preface

The Multichannel Network Interface Controller for HDLC (MUNICH32) is a Multichannel Protocol Controller for a wide area of telecommunication and data communication applications.

### Organization of this Document

This User's Manual is divided into 9 chapters. It is organized as follows:

- Chapter 1, Introduction  
Gives a general description of the product and its family, lists the key features, and presents some typical applications.
- Chapter 2, Functional Description  
This chapter provides a detailed description of the interfaces and the protocol modes.
- Chapter 3, Operational Description  
Provides a description of MUNICH32 reset procedure and initialization.
- Chapter 4, Detailed Register Description  
Gives a detailed description of the shared memory organization.
- Chapter 5, Application Notes
- Chapter 6, Application Hints
- Chapter 7, Electrical Characteristics  
Gives a detailed description of all electrical DC and AC characteristics and provides timing diagrams and values for all interfaces.
- Chapter 8, Package Outlines
- Chapter 9, Appendix  
This chapter provides source code examples.

### Your Comments

We welcome your comments on this document as we are continuously aiming at improving our documentation. Please send your remarks and suggestions by e-mail to [sc.docu\\_comments@infineon.com](mailto:sc.docu_comments@infineon.com)

Please provide in the subject of your e-mail:

device name (MUNICH32), device number (PEB 20320), device version (Version 3.4),

and in the body of your e-mail:

document type (User's Manual), issue date (01.2000) and document revision number (DS3).



<b>Table of Contents</b>		<b>Page</b>
<b>1</b>	<b>Introduction</b> .....	7
1.1	Features .....	8
1.2	Pin Configuration .....	11
1.3	Pin Definitions and Functions .....	12
1.4	Logic Symbol .....	22
1.5	Functional Block Diagram .....	23
1.6	System Integration .....	25
<b>2</b>	<b>Functional Description</b> .....	32
2.1	Serial Interface .....	32
2.2	Microprocessor Interface .....	38
2.2.1	Intel Mode .....	39
2.2.2	Motorola Mode .....	43
2.2.3	DMA Priorities .....	46
2.3	Basic Functional Principles .....	47
2.4	Detailed Protocol Description .....	76
2.5	Boundary Scan Unit .....	126
<b>3</b>	<b>Operational Description</b> .....	131
3.1	Reset State .....	131
3.2	Initialization Procedure .....	132
<b>4</b>	<b>Detailed Register Description</b> .....	134
4.1	Organization of the Shared Memory .....	134
4.2	Control and Configuration Section .....	136
4.2.1	Action Specification (Read Once After Each Action Request Pulse) ..	136
4.2.2	Interrupt Queue Specification .....	140
4.2.3	Interrupt Information .....	141
4.2.4	Time Slot Assignment .....	148
4.2.5	Channel Specification .....	149
4.2.6	Current Receive and Transmit Descriptor Address .....	161
4.3	Transmit Descriptor .....	162
4.4	Receive Descriptor .....	168
<b>5</b>	<b>Application Notes</b> .....	173
5.1	Test Loops .....	173
5.1.1	Test Loop Definitions for the MUNICH32 .....	173
5.1.1.1	Internal Complete Test Loop .....	173
5.1.1.2	Internal Channelwise Test Loop .....	174
5.1.1.3	External Complete Test Loop .....	174
5.1.1.4	External Channelwise Test Loop .....	175
5.1.2	Test Loop Activation .....	176
5.1.3	Test Loop Deactivation and Switching .....	176
5.1.3.1	Software Operations .....	177

<b>Table of Contents</b>		<b>Page</b>
5.1.3.2	Hardware Reset Operations	177
5.1.4	Test Loop Examples	178
5.1.4.1	Internal Channelwise Test Loop	178
5.1.4.2	External Channelwise Test Loop	180
5.2	MUNICH32 in a LAN/WAN Router	182
5.2.1	Introduction	182
5.2.2	Hardware	183
5.2.3	Software	188
5.2.3.1	Device Driver Module MUNICH32	191
5.2.3.2	Application Module MROUTE	194
5.2.4	Performance Considerations	197
5.2.5	Final Remarks	201
5.2.6	Adaption of the 68040 $\mu$ P Signals	203
5.2.7	Schematics	205
5.3	Memory Bus Occupancy for a Single MUNICH32	214
5.3.1	Bus Occupancy Calculations	217
5.3.2	Bus Occupancy for Idle Tx Channels	218
<b>6</b>	<b>Application Hints</b>	<b>220</b>
6.1	Frequency Adaption in an Intel 368 Common Bus System	220
6.2	MUNICH32 Memory Space Requirement	223
6.3	Serial Interface to different PCM Systems	224
6.3.1	MUNICH32 for SIEMENS Primary Access Interface	224
6.3.2	MUNICH32 in Systems with MITEL ST BUS	227
<b>7</b>	<b>Electrical Characteristics</b>	<b>229</b>
7.1	Absolute Maximum Ratings	229
7.2	DC Characteristics	230
7.3	Capacitances	231
7.4	AC Characteristics	231
7.5	Microprocessor Interface Intel Bus Mode	232
7.6	Microprocessor Interface Motorola Bus Mode	235
<b>8</b>	<b>Package Outlines</b>	<b>242</b>
<b>9</b>	<b>Appendix</b>	<b>243</b>
9.1	Source Code Extract MUNICH32	243
9.2	Source Code	245

## 1 Introduction

The Multichannel Network Interface Controller for HDLC (MUNICH32) is a Multichannel Protocol Controller, which handles up to 32 data channels of a full duplex PCM highway. It performs layer 2 HDLC formatting/deframming or V.110 and X.30 protocols up to a network data rate of 38.4 Kbit/s as well as transparent transmission for the DMI mode 0, 1 and 2. The processed data is passed on to an external memory shared with one or more host processors.

MUNICH32 is compatible with the LAPD ISDN (Integrated Services Digital Network) protocol specified by CCITT as well as with HDLC, SDLC, LAPB DMI protocols. It provides any rate adaption for time slot transmission data rate from 64 Kbit/s down to 8 Kbit/s and the concatenation of any time slots to data channels, supporting the ISDN H0, H11, H12 superchannels.

Due to these functions the MUNICH32 can be used in a wide area of telecommunication and data communication applications, e.g. in central office switches, for the connection of a digital PABX to a host computer, as a central D-channel controller to 32 ISDN basic access D-channels or as a multiplexer for terminals and other peripherals. Up to 4 MUNICH32s can be connected to one PCM highway, so a D-channel controller with 128 channels can be achieved.




**Version 3.4**

**CMOS**

**1.1 Features**

- Serial Interface
  - Up to 32 independent communication channels.
  - Serial multiplexed (full duplex) input/output for 2048-, 4096-, 1544- or 1536-Kbit/s PCM highways.
- Dynamic Programmable Channel Allocation
  - Compatible with T1/DS1 24-channel and CEPT 32-channel PCM byte format.
  - Concatenation of any, not necessarily consecutive, time slots to superchannels independently for receive and transmit direction.
  - Support of H0, H11, H12 ISDN-channels.
  - Subchanneling on each time slot possible.
- Bit Processor Functions (adjustable for each channel)
  - HDLC Protocol
    - Automatic flag detection and transmission
    - Shared opening and closing flag
    - Detection of interframe-time-fill change, generation of interframe-time-fill '1's or flags
    - Zero bit insertion
    - Flag stuffing and flag adjustment for rate adaption
    - CRC generation and checking (16 or 32 bits)
    - Transparent CRC option per channel and/or per message
    - Error detection (abort, long frame, CRC error, 2 categories of short frames, non-octet frame content)
    - Special short frame mode to allow reception of 'frames' with a least on byte length
    - ABORT/IDLE generation



Type	Package
PEB 20320	P-MQFP-160-1

- V.110/X.30 Protocol
  - Automatic synchronization in receive direction, automatic generation of the synchronization pattern in transmit direction
  - E / S / X bits freely programmable in transmit direction, can be changed during transmission; changes monitored and reported in receive direction
  - Generation/detection of loss of synchronism
  - Bit framing with network data rates from 600 bit/s up to 38.4 Kbit/s
- Transparent Mode A
  - Slot synchronous transparent transmission/reception without frame structure
  - Bit-overwrite with fill/mask bits
  - Flag generation, flag stuffing, flag extraction, flag generation in the abort case with programmable flag
- Transparent Mode B
  - Transparent transmission/reception in frames delimited by 00<sub>H</sub> flags
  - Shared opening and closing flag
  - Flag stuffing, flag detection, flag generation in the abort case
  - Error detection (non octet frame content, short frame, long frame)
- Transparent Mode R
  - Transparent transmission/reception with GSM 08.60 frame structure
  - Automatic 0000<sub>H</sub> flag generation/detection
  - Support of 40, 39<sup>1</sup>/<sub>2</sub>, 40<sup>1</sup>/<sub>2</sub> octet frames
  - Error detection (non octet frame content, short frame, long frame)
- Protocol Independent
  - Channel inversion (data, flags, IDLE code)
  - Format conventions as in CCITT Q.921 § 2.8
  - Data over- and underflow detected
- Processor Interface
  - ON-CHIP 64-channel DMA controller with buffer chaining capability.
  - Compatible with Motorola 68020 processor family and Intel 32-bit processor (80386).
  - 32 bit data bus and 32 bit address bus (4 Gbyte RAM addressable, Motorola and Intel non-parity) or 28 bit address bus (256 Mbyte RAM addressable, Intel parity)
  - Intel parity mode with data byte parity (4 parity bits)
    - Parity check for read accesses
    - Parity generation for write accesses
  - Interrupt-circular buffer with variable size
  - Maskable interrupts for each channel
  - $\mu$ P interface buffer of depth 16 long words for adaptive bus occupation

- General
  - Connection of up to four MUNICH32 supporting a 128-channel basic access D-channel controller.
  - ON-CHIP receive and transmit data buffer; the buffer size is 256 bytes each.
  - HDLC protocol or transparent mode, support of ECMA 102, CCITT I4.63 RA2, V.110, X.30, DMI mode 0, 1, 2 (bit rate adaption), GSM 08.60 TRAU frames.
  - LOOP mode, complete loop as well as single channel loop
  - JTAG boundary scan test
  - Advanced low-power CMOS technology
  - TTL-compatible inputs/outputs
  - 160 pin P-MQFP package

## 1.2 Pin Configuration (top view)




Figure 1

### 1.3 Pin Definitions and Functions

#### Pin Definitions and Functions

Pin No. P-MQFP-160-1	Symbol	Input (I) Output (O)	Function
83, 87, 88, 92, 97, 103, 104, 110, 111, 117, 123, 130, 136, 141, 144, 150, 151, 157, 3, 9, 10, 16, 22, 23, 29, 30, 36, 59, 62, 64, 77	$V_{SS}$	I	<b>Ground (0 V)</b> All pins must have the same level.
73	I/M	I	<b>Intel Bus Mode or Motorola Bus Mode</b> By connecting this pin to either $V_{SS}$ or $V_{DD}$ the bus interface can be adapted to either Intel or Motorola environment. The data is interpreted either in Intel or Motorola manner; i.e. little or big endian convention. I/M = low: Intel bus mode I/M = high: Motorola bus mode
39	A31  DP3	O  I/O	<b>Address Bit 31</b> (Intel non-parity/Motorola) tristate when unused. <b>Data Parity 3</b> (Intel parity mode), bidirectional tristate line containing/ expecting parity bit of D(31:24).
35	A30  DP2	O  I/O	<b>Address Bit 30</b> (Intel non-parity/Motorola) tristate when unused. <b>Data Parity 2</b> (Intel parity mode), bidirectional tristate line containing/ expecting parity bit of D(23:16).

*Note: Input pins that are unused in a specific configuration must be strapped to  $V_{SS}$ . I/O or output pins that are unused in a specific configuration must be left open!*

Pin Definitions and Functions (cont'd)

Pin No. P-MQFP-160-1	Symbol	Input (I) Output (O)	Function
33	A29	O	<b>Address Bit 29</b> (Intel non-parity/Motorola) tristate when unused.
	DP1	I/O	<b>Data Parity 1</b> (Intel parity mode), bidirectional tristate line containing/ expecting parity bit of D(15:8)
28	A28	O	<b>Address Bit 28</b> (Intel non-parity/Motorola) tristate when unused
	DP0	I/O	<b>Data Parity 0</b> (Intel parity mode), bidirectional tristate line containing/ expecting parity bit of D(7:0)
26, 21, 19, 15, 13, 8, 6, 2, 160, 156, 154, 149, 147, 143, 139, 135, 133, 128, 126, 122, 120, 116, 114, 109, 107, 102	A(27:2)	O	<b>Address Bus</b> tristate when unused.
91, 94, 96, 100	BE(3:0)	O	<b>Byte Enable</b> (Intel bus mode) The MUNICH32 provides word and long word transfer. The byte enables determine the address offset to the address A31 ... A2, the actual word has been stored to. <b>Address Offset Size</b> (Motorola mode) Indicates the number of bytes remaining to be transferred for this access. These signals define the active sections of the data bus. In both cases these signals are tristate when unused. See <b>Chapter 2.2</b> for details.

Introduction

Pin Definitions and Functions (cont'd)

Pin No.	Symbol	Input (I) Output (O)	Function
<b>P-MQFP-160-1</b> 38, 34, 32, 27, 25, 20, 18, 14, 12, 7, 5, 1, 159, 153, 148, 146, 142, 138, 134, 132, 127, 125, 121, 119, 115, 113, 108, 106, 101, 99, 95	D(31:0)	I/O	<b>Data Bus</b> The data bus lines are bidirectional tristate lines which interface with the system's data bus.
86	$\overline{DS}$	O	<b>Data Strobe</b> (Motorola mode) This signal indicates that valid data is to be placed on the data bus (read cycle) or has been placed on the data bus by the MUNICH32 (write cycle).
	$\overline{PCHK}$	O	<b>Parity Check</b> (Intel parity mode) This signal indicates, whether the parity bits of a read cycle are valid ( $\overline{PCHK}$ high) or invalid ( $\overline{PCHK}$ low). See <b>Chapter 2.2.1</b> for details.
84, 93, 89, 98, 105, 112, 118, 124, 129, 131, 137, 140, 145, 152, 158, 4, 11, 17, 24, 31, 37, 57, 58, 63, 78	$V_{DD}$	I	<b>Supply voltage</b> 5 V $\pm$ 5% All pins must have the same level.
85	$\overline{ADS}$	O	<b>Address Status</b> (Intel bus mode) This signal indicates that a valid bus cycle definition and address are being driven at the pins.
	$\overline{AS}$	O	<b>Address Strobe</b> (Motorola bus mode) A valid address is transmitted on the address bus at the falling edge of $\overline{AS}$ .  In both cases this signal is active low and tristate when unused.

Pin Definitions and Functions (cont'd)

Pin No. P-MQFP-160-1	Symbol	Input (I) Output (O)	Function
90	$W/\bar{R}$	O	<b>Write/Read</b> (Intel bus mode) This signal distinguishes write from read operations.
	$R/\bar{W}$	O	<b>Read/Write</b> (Motorola bus mode) This signal distinguishes between read and write operations.  In both cases this signal is tristate when unused.
75	READY	I	<b>Ready</b> (Intel bus mode) This signal indicates that the current bus cycle is complete. When $\overline{\text{READY}}$ is asserted during a read cycle the MUNICH32 latches the input data and terminates the cycle. When $\overline{\text{READY}}$ is asserted during a write cycle the MUNICH32 terminates the cycle.
	$\overline{\text{DSACK}}$	I	<b>Data Transfer Acknowledge</b> (Motorola bus mode) This active low input indicates that a data transfer may be performed. During a read cycle data becomes valid at the falling edge of $\overline{\text{DSACK}}$ . The data is latched internally and the bus cycle is terminated. During a write cycle the falling edge of $\overline{\text{DSACK}}$ marks the latching of data and the bus cycle is terminated.



Pin Definitions and Functions (cont'd)

Pin No. P-MQFP-160-1	Symbol	Input (I) Output (O)	Function
76	BERR	I	<p><b>Bus Error</b> (Intel and Motorola bus mode) This active low signal informs the MUNICH32 that a bus cycle error has occurred. The MUNICH32 terminates the bus cycle.</p> <p>In case of an erroneous read cycle in the control and configuration section an 'Action Request Fail' interrupt is generated and the action is suspended. In case of an erroneous read cycle in the transmit data section the corresponding frame is aborted and a FO interrupt is generated. In all other cases of read or write cycles terminated with an error condition no further actions are performed by the MUNICH32. Please see <b>Chapter 2.2</b>, 'Microprocessor Interface', first paragraph and <b>Figure 18</b>.</p> <p>As bus cycles are executed without time limit this signal prevents a hang-up situation of the MUNICH32.</p>
74	B16	I	<p><b>Word Operation</b> Setting this bit to <math>V_{DD}</math> causes the MUNICH32 to perform 32-bit long word accesses to the shared memory, setting it to <math>V_{SS}</math> causes the MUNICH32 to perform 16-bit word accesses on the data lines D(15:0) only. In 16-bit word access mode the data lines D(31:16) should be left open.</p> <p>This bit is <b>not</b> dynamic and should be set to <math>V_{DD}</math> in Intel parity mode.</p>

Pin Definitions and Functions (cont'd)

Pin No. P-MQFP-160-1	Symbol	Input (I) Output (O)	Function
82	HOLD	O	<b>Bus Hold Request</b> (Intel bus mode) This signal is driven high when the MUNICH32 requests the control of the bus.
	$\overline{\text{BR}}$	I/O	<b>Bus Request</b> (Motorola bus mode) This signal is driven low when the MUNICH32 requests the control of the bus and is interpreted when another MUNICH32 wants to be the bus master.
79	HLDA	I	<b>Bus Hold Acknowledge</b> (Intel bus mode) This active high signal indicates that the processor has released the control of the bus. The MUNICH32 starts the bus cycles.
	$\overline{\text{BG}}$	I	<b>Bus Grant</b> (Motorola bus mode) This active low signal indicates that the MUNICH32 may assume the bus mastership.
81	$\overline{\text{BGACK}}$	I/O	<b>Bus Grant Acknowledge</b> (Motorola bus mode) This signal is driven low by the device, when it has become the bus master. It also informs the MUNICH32 whether another device is bus master.
	PM	I	<b>Parity Mode</b> (Intel bus mode) This signal has to be strapped to $V_{DD}$ before reset to enable the Intel parity mode or to $V_{SS}$ before reset to enable the Intel non-parity mode. It has to be left strapped during reset and operation.

Pin Definitions and Functions (cont'd)

Pin No.	Symbol	Input (I) Output (O)	Function
80	HLDAO	O	<b>Bus Hold Acknowledge Passing ON</b> (Intel bus mode) If another MUNICH32 has initiated a HOLD REQUEST the HOLD ACKNOWLEDGE is passed on via HLDAO. The MUNICH32 does not give another HOLD REQUEST before the HOLD ACKNOWLEDGE has been deactivated in order to prevent blocking in the case of continuous request by one MUNICH32.
	$\overline{\text{BGO}}$	O	<b>Bus Grant Acknowledge</b> (Motorola bus mode) If the MUNICH32 has not requested the bus mastership it passes on the BUS GRANT. The MUNICH32 does not give another BUS REQUEST before the BUS REQUEST and the BUS GRANT ACKNOWLEDGE have been deactivated in order to prevent blocking in the case of continuous request by one MUNICH32.
66	$\overline{\text{AR}}$	I	<b>Action Request</b> $\overline{\text{AR}}$ must be pulsed low to cause an action of the MUNICH32. The $\overline{\text{AR}}$ is activated for updating the mode and channel configurations, setting a test loop, or initializing the interrupt queue. The $\overline{\text{AR}}$ min. time between Reset and first $\overline{\text{AR}}$ is 500 $\mu\text{s}$ .

Pin Definitions and Functions (cont'd)

Pin No. P-MQFP-160-1	Symbol	Input (I) Output (O)	Function												
40	INT/ $\overline{\text{INT}}$	O	<p><b>Interrupt Request</b></p> <p>An interrupt is given when a transmission/reception error is detected, frames are received or transmitted, or a host initiated action is performed. The interrupt pulse signal interacts with a write cycle to the shared memory. The data written into the interrupt queue contains the interrupt specification.</p> <p>The interrupt is active high for Intel bus mode and active low for Motorola bus mode.</p>												
44	RCLK	I	<p><b>Receive Clock</b></p> <p>This clock provides the data clock for RDA</p> <table border="0"> <tr> <td>T1/DS1</td> <td>24-channel</td> <td>1.544 MHz</td> </tr> <tr> <td></td> <td>24-channel</td> <td>1.536 MHz</td> </tr> <tr> <td>CEPT</td> <td>32-channel</td> <td>2.048 MHz</td> </tr> <tr> <td></td> <td>32-channel</td> <td>4.096 MHz</td> </tr> </table>	T1/DS1	24-channel	1.544 MHz		24-channel	1.536 MHz	CEPT	32-channel	2.048 MHz		32-channel	4.096 MHz
T1/DS1	24-channel	1.544 MHz													
	24-channel	1.536 MHz													
CEPT	32-channel	2.048 MHz													
	32-channel	4.096 MHz													
45	RSP	I	<p><b>Receive Synchronization Pulse</b></p> <p>This signal provides the reference for the receive PCM frame synchronization. It marks the first bit in the PCM frame.</p>												
46	RDATA	I	<p><b>Receive Data</b></p> <p>Serial data is received at this PCM input port. The MUNICH32 supports the T1/DS1 24-channel PCM format, the CEPT 32-channel PCM format as well as a 32-channel PCM format with 4.096-Mbit/s bit rate.</p>												
61	SCLK	I	<p><b>System Clock</b></p> <p>PCM highway system clock highway frequency</p> <table border="0"> <tr> <td>32-channel</td> <td>16.384 MHz</td> <td>2.048 or 4.096 MHz</td> </tr> <tr> <td>24-channel</td> <td>12.288 MHz</td> <td>1.536 MHz</td> </tr> <tr> <td>24-channel</td> <td>12.352 MHz</td> <td>1.544 MHz</td> </tr> </table>	32-channel	16.384 MHz	2.048 or 4.096 MHz	24-channel	12.288 MHz	1.536 MHz	24-channel	12.352 MHz	1.544 MHz			
32-channel	16.384 MHz	2.048 or 4.096 MHz													
24-channel	12.288 MHz	1.536 MHz													
24-channel	12.352 MHz	1.544 MHz													

Introduction

Pin Definitions and Functions (cont'd)

Pin No. P-MQFP-160-1	Symbol	Input (I) Output (O)	Function												
51 ... 47	CI(4:0)	I	<p><b>Chip Identification</b>            Up to four MUNICH32 can be connected to the PCM highway. These inputs define the start address of the control section pointer in the shared memory.            CI4 is the polarity of A31 ... A22            CI3 is the polarity of A21 ... A16            CI2 is the polarity of A15 ... A4            CI1 is the polarity of A3            CI0 is the polarity of A2            A1, A0 are always '00'</p>												
56 ... 53	JTEST (3:0)	I/O	<p><b>Test Pins</b>            The MUNICH32 supports the JTAG boundary scan test and the JTAG test standards.</p>												
65	TEST	I	<p><b>Test</b>            If this bit is set to <math>V_{DD}</math> MUNICH32 works in a test mode.            For the functional working mode this bit must be set to <math>V_{SS}</math>.</p>												
67	TDATA	O	<p><b>Transmit Data</b>            Serial data is sent by this PCM output port is push-pull for active bits in the PCM frame and tristate for inactive bits.</p>												
68	TSP	I	<p><b>Transmit Synchronization Pulse</b>            This signal provides the reference for the transmit frame synchronization. It marks the last bit in the PCM frame.</p>												
69	TCLK	I	<p><b>Transmit Clock</b>            This clock provides the data clock for TDATA</p> <table border="0"> <tr> <td>T1/DS1</td> <td>24-channel</td> <td>1.544 MHz</td> </tr> <tr> <td></td> <td>24-channel</td> <td>1.536 MHz</td> </tr> <tr> <td>CEPT</td> <td>32-channel</td> <td>2.048 MHz</td> </tr> <tr> <td></td> <td>32-channel</td> <td>4.096 MHz</td> </tr> </table>	T1/DS1	24-channel	1.544 MHz		24-channel	1.536 MHz	CEPT	32-channel	2.048 MHz		32-channel	4.096 MHz
T1/DS1	24-channel	1.544 MHz													
	24-channel	1.536 MHz													
CEPT	32-channel	2.048 MHz													
	32-channel	4.096 MHz													

## Pin Definitions and Functions (cont'd)

<b>Pin No.</b>	<b>Symbol</b>	<b>Input (I) Output (O)</b>	<b>Function</b>
60	RESET	I	<b>Reset</b>
41, 42, 43, 52, 70, 71, 72	N.C.	-	<b>No Connect</b> These pins are reserved and should not be connected

1.4 Logic Symbol





Figure 2  
MUNICH32 Logic Symbol

### 1.5 Functional Block Diagram



**Figure 3**  
**Block Diagram of MUNICH32**



The internal functions of MUNICH32 are partitioned into 8 major blocks.


1. Serial Interface, Formatter Control Unit CD
  - Parallel-Serial conversion, PCM timing, switching of the test loops, controlling of the multiplex procedure.
2. Transmit Formatter TF
  - HDLC frame, bit stuffing, flag generation, flag stuffing and adjustment, CRC generation, transparent mode transmission and V.110, X.30 80 bit framing.
3. Transmit Buffer TB
  - Buffer size of 64 long words allocated to the channels, i.e. eight PCM frames can be stored before transmission, individual channel capacity programmable.
4. Receive Deformatter RD
  - HDLC frame, zero-bit deletion, flag detection, CRC checking, transparent mode reception and V.110, X.30 80 bit framing.
5. Receive Buffer RB
  - Buffer size of 64 long words allocated to the channels, i.e. eight PCM frames can be stored, individual long words are freely accessible by each channel.
6. Configuration and State RAM CSR
  - Since the Transmit Formatter, Receive Deformatter are used in a multiplex manner, the state and configuration information of each channel has to be stored.
7. DMA Controller CM
  - Interrupt processing, memory address calculation, chaining list handling, chip configuration.
8.  $\mu$ P interface MI
  - Motorola/Intel microprocessor interface.

### 1.6 System Integration

The MUNICH32 is designed to handle up to 32 data channels of a PCM highway. It transfers the data between the PCM highway and a memory shared with a host processor via a 32-bit  $\mu$ P interface. At the same time it performs protocol formatting and deformatting as well as rate adaption for each channel independently. The host sets the operating mode, bit rate adaption method and time slot allocation of each channel by writing the information into the shared memory.

Using subchanneling each time slot can be shared between up to four MUNICH32s; so that in one single time slot four different D-channels can be handled by four MUNICH32s.

**Figure 4, Figure 5 and Figure 6** give a general overview of system integration of the MUNICH32.



**Figure 4**  
**General System Integration (Intel Bus Mode)**