



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China




MUNICH32X

Multichannel Network Interface
Controller for HDLC

PEB 20321 Version 2.2

PEF 20321 Version 2.2



Datacom



Never stop thinking.

Edition 2001-02-14

**Published by Infineon Technologies AG,
St.-Martin-Strasse 53,
D-81541 München, Germany**

**© Infineon Technologies AG 2/15/01.
All Rights Reserved.**

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

MUNICH32X

Multichannel Network Interface
Controller for HDLC

PEB 20321 Version 2.2

PEF 20321 Version 2.2

Datacom



Never stop thinking.

PEB 20321

PEF 20321

Revision History: 2001-02-14

DS2

Previous Version: Data Sheet 1998-08-01 DS1

Page	Subjects (major changes since last revision)
	Package P-TQFP-176-1 removed from User's Manual.
47, 43	Added description of bit shift to chapter Serial PCM Core .
204	Programming examples for IOM-2 single rate clock added.
225	Renamed register bit MODE2.TSF to MODE2.TSR.
257	Changed locations of bits IMRX and IMTX in register SSCIM.
263	Register description IOMSTAT reworked.
348	Added timings for LBI Master Demultiplexed Mode
351	Added timing 19, 19A and 24B to Table 50 . Changed timing 23, 25, 27, 28, 31, 24, 35A, 36A and 36C with respect to previous version of the data sheet.
344ff	Clarified timings for usage of $\overline{\text{LRDY}}$ plus some minor reworks.

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at <http://www.infineon.com>

Preface

This document provide complete reference information about the Multichannel Network Interface Controller for HDLC PEB 20321 (MUNICH32X).

Organization of this Document

This Data Sheet is divided into 16 chapters. It is organized as follows:

- **Chapter 1, Overview**
Gives a general description of the product and its family, lists the key features, and presents some typical applications. Furthermore it lists pin locations with associated signals, categorizes signals according to function and describes signals.
- **Chapter 2, Serial PCM Core**
This chapter provides a functional description of the serial interface.
- **Chapter 3, Basic Functional Principles**
Provides a description of key concepts including DMA, descriptor operation, buffer management and device configuration.
- **Chapter 4, Detailed Protocol Description**
Explains supported protocols and available protocol features.
- **Chapter 5, Microprocessor Bus Interface**
The PCI bus interface and the generic bus interface is covered in this chapter.
- **Chapter 6, Local Bus Interface (LBI)**
This chapter provides a description of the local bus interface and its DMA modes.
- **Chapter 7, Synchronous Serial Control (SSC) Interface**
Provides a detailed description of the SSC interface.
- **Chapter 8, IOM@-2 Interface**
The functions and features of the IOM-2 interface is covered here.
- **Chapter 9, General Purpose Port**
Gives a description of the general purpose port.
- **Chapter 10, Reset and Initialization**
This chapter provides information about reset and initialization sequence.
- **Chapter 11, Slave Register Descriptions**
Provides an overview of the device's registers and a detailed description of each

register.

- **Chapter 12, Host Memory Organization**

This chapter contains information about the external data structures.

- **Chapter 13, Boundary Scan Unit**

- **Chapter 14, Electrical Characteristics**

Gives a detailed description of all electrical DC and AC characteristics and provides timing diagrams and values for all interfaces.

- **Chapter 15, MUNICH32X Bus Utilization**

Contains information about bus utilization on the PCI bus for different parameters.

- **Chapter 16, Package Outline**

Your Comments

We welcome your comments on this document. We are continuously trying improving our documentation. Please send your remarks and suggestions by e-mail to sc.docu_comments@infineon.com

Please provide in the subject of your e-mail:

device name (MUNICH32X), device number (PEB 20321 or PEF 20321), device version (Version 2.2), and in the body of your e-mail:

document type (Data Sheet), issue date (2001-02-14) and document revision number (DS2).

Table of Contents		Page
1	Overview	18
1.1	Features	19
1.2	New or Changed from MUNICH32, PEB 20320	22
1.3	Pin Configuration	23
1.3.1	PCI Bus Interface Pins	25
1.3.2	Power Supply, Reserved and Dedicated Pins	31
1.3.3	Local Bus Interface (LBI) Pins	33
1.3.4	LBI DMA Support and General Purpose Pins	36
1.3.5	Synchronous Serial Control and General Purpose Pins	38
1.3.6	PCM/IOM®-2 Interface Pins	40
1.4	Logic Symbol	42
1.5	Functional Block Diagram	43
1.6	System Integration	46
2	Serial PCM Core	47
3	Basic Functional Principles	54
4	Detailed Protocol Description	83
4.1	HDLC	83
4.2	TMB	98
4.3	TMR	105
4.4	TMA	111
4.5	V.110/X.30	121
5	Microprocessor Bus Interface	135
5.1	PCI Bus Interface	135
5.1.1	PCI Transactions Supported	135
5.1.2	PCI Configuration Space Registers	135
5.1.3	PCI Configuration Space - Detailed Register Description	137
5.2	De-multiplexed Bus Interface	142
6	Local Bus Interface (LBI)	145
6.1	Overview	145
6.1.1	Transactions with Non-intelligent Peripherals	146
6.1.2	Transactions with Intelligent Peripherals	146
6.1.3	Software Arbiter/Data Transfer Control	147
6.1.4	Mailbox Registers	147
6.2	LBI External Bus Controller (EBC)	150
6.2.1	External Bus Modes	150
6.2.2	Programmable Bus Characteristics	153
6.2.3	LRDY Controlled Bus Cycles	154
6.2.4	Configuring the External Bus Controller	155
6.2.5	EBC Idle State	155

6.2.6	External Bus Arbitration	156
6.2.7	LBI Bus Arbitration	158
6.2.7.1	Master/Slave Bus Arbitration	158
6.2.7.2	Initialization of the Master/Slave Bus Arbitration	160
6.2.7.3	Operation of the Master/Slave Bus Arbitration	161
6.3	LBI Data Mode State Machine (DMSM)	163
6.3.1	DMSM Function	163
6.3.2	Data Transfer in Interrupt Mode	163
6.3.3	Data Transfer in DMA Assisted Mode	165
6.3.4	DMSM Registers	165
6.4	Peripheral Device Register Read/Write Operation	167
6.5	Connection to Common Peripherals	168
6.6	LBI DMA Controller (DMAC)	171
7	Synchronous Serial Control (SSC) Interface	174
7.1	Overview	174
7.2	Operational Mode	178
7.2.1	Full-Duplex Operation	178
7.2.2	Half Duplex Operation	180
7.3	Baud Rate Generation	184
7.4	Error Detection	185
7.5	SSC Interrupt Control	187
8	IOM@-2 Interface	189
8.1	General Features	190
8.1.1	B-Channels	191
8.1.2	D-Channel	191
8.1.3	Monitor Channel (including MX, MR bits)	191
8.1.4	Command/Indicate Channel	191
8.2	IOM@-2 Handler	193
8.2.1	Monitor Handler	193
8.2.2	C/I Channel Operation	197
8.2.3	D-Channel Priority Control	198
8.3	IOM@-2 Interrupt Vector Description	199
8.3.1	Monitor Interrupt Vector	199
8.3.2	C/I Interrupt Vector	199
9	General Purpose Port	200
10	Reset and Initialization	202
10.1	Reset	202
10.2	Initialization	207
11	Slave Register Descriptions	209
11.1	Register Set Overview	209

11.2	Register Bit Field Definitions	214
11.2.1	MUNICH32X Global Registers	214
11.2.2	Serial PCM Core Registers	222
11.2.3	LBI Registers	235
11.2.4	GPP Registers	249
11.2.5	SSC Registers	251
11.2.6	IOM@-2 Registers	258
11.2.7	Mailbox Registers	269
12	Host Memory Organization	273
12.1	Control and Configuration Block (CCB) in Host Memory	273
12.1.1	Serial PCM Core CCB	273
12.1.2	LBI CCB	275
12.2	Action Specification	276
12.2.1	Serial PCM Core Action Specification	276
12.2.2	LBI Action Specification	279
12.3	Serial PCM Core Interrupt Vector Structure	280
12.4	Interrupt Bit Field Definitions	283
12.5	Time Slot Assignment	289
12.6	Channel Specification	291
12.7	Current Receive and Transmit Descriptor Addresses	303
12.8	Receive Descriptor	304
12.9	Transmit Descriptor	311
12.10	Serial PCM Core DMA Priorities	316
12.11	Interrupt Queues Overview	317
12.11.1	Serial PCM Core Interrupts	317
12.11.2	LBI DMA Controller Interrupts	318
12.11.3	Peripheral Interrupts	319
13	Boundary Scan Unit	322
14	Electrical Characteristics	329
14.1	Important Electrical Requirements	329
14.2	Absolute Maximum Ratings	332
14.3	Thermal Package Characteristics	332
14.4	DC Characteristics	333
14.5	Capacitances	334
14.6	AC Characteristics	335
14.6.1	PCI Bus Interface Timing	335
14.6.1.1	PCI Read Transaction	336
14.6.1.2	PCI Write Transaction	337
14.6.1.3	PCI Timing Characteristics	338
14.6.2	De-multiplexed Bus Interface	342
14.6.3	Local Bus Interface Timing	344

14.6.3.1	Local Bus Interface Timing in Slave Mode	344
14.6.3.2	Local Bus Interface Timing in Master Mode	348
14.6.4	PCM Serial Interface Timing	352
14.6.5	System Interface Timing	354
14.6.6	JTAG-Boundary Scan Timing	355
14.6.7	SSC Serial Interface Timing	356
15	MUNICH32X Bus Utilization	357
15.1	General	357
15.2	PCI Bus Cycle Calculations	359
15.2.1	Transmit Descriptor and Data Processing	359
15.2.2	Transmit Interrupt Overhead	359
15.2.3	Receive Descriptor and Data Processing	360
15.2.4	Receive Interrupt Overhead	360
15.3	PCI Bus Utilization Calculation	361
15.4	PCI Bus Utilization Example	362
16	Package Outline	365

List of Figures		Page
Figure 1	Pin Configuration	23
Figure 2	MUNICH32X Logic Symbol	42
Figure 3	Functional Block Overview of MUNICH32X	43
Figure 4	Block Diagram of MUNICH32X	44
Figure 5	General System Integration	46
Figure 6	T1/DS1 Mode PCM Frame Timing 1.544 MHz	48
Figure 7	T1/DS1 Mode PCM Frame Timing 1.536 MHz	49
Figure 8	CEPT Mode PCM Frame Timing	50
Figure 9	4.096 Mbit/s PCM Frame Timing	51
Figure 10	8.192 Mbit/s PCM Frame Timing	52
Figure 11	Example: Programmable Channel Allocation for 32 Time Slots	53
Figure 12	Example: Programmable Channel Allocation for 24 Time Slots	53
Figure 13	Example: Transmit Bit Shift Programming of 0 and -3	53
Figure 14	Multiplex Management Receive Direction	55
Figure 15	Multiplex Management Transmit Direction	56
Figure 16	Partitioning of TB	57
Figure 17	Partitioning of RB	58
Figure 18	Memory Division (Serial PCM Core) for up to four MUNICH32X	59
Figure 19	Handling of FE and HOLD Condition (Variable Size Frame Oriented Protocols)	62
Figure 20	Handling of E, S, X Changes (Fixed Size Frame Oriented Protocols)	64
Figure 21	Handling of FE Condition (Fixed Size Frame Oriented Protocols)	66
Figure 22	Handling of HOLD Condition (Fixed Size Frame Oriented Protocols)	67
Figure 23	Handling of FE and HOLD Condition (Time Slot Oriented Protocol)	69
Figure 24	Handling of TH Condition (Variable Size Frame Oriented Protocols)	72
Figure 25	Handling of TH Condition (Fixed Size Frame Oriented Protocols)	74
Figure 26	Handling of TH Condition (Time Slot Oriented Protocol)	75
Figure 27	Handling of TH and HOLD Condition (Variable Size Frame Oriented Protocols)	76
Figure 28	Handling of TH and HOLD Condition (Fixed Size Frame Oriented Protocols)	78
Figure 29	Handling of TH and HOLD Condition (Time Slot Oriented Protocol)	80
Figure 30	FNUM Reduction in HDLC Transmit Mode	84
Figure 31	Example of HDLC Transmit Mode	86
Figure 32	Receiver Interframe Time-Fill States in HDLC	89
Figure 33	Example of HDLC Receive Mode	92
Figure 34	Example of HDLC Receive Mode	93
Figure 35	Example of HDLC Receive Mode	94
Figure 36	Example of HDLC Reception with CS = 0	95
Figure 37	Example of HDLC Reception with CS = 0	96
Figure 38	Example of TMB Transmission	99
Figure 39	Example of TMB Reception	102

Figure 40	Example of TMB Reception	103
Figure 41	Example of TMR Transmission	106
Figure 42	Example of TMR Reception	109
Figure 43	Example of Data Transfer Synchronization in TMA mode	112
Figure 44	Example of TMA Transmission	114
Figure 45	Example of TMA Transmission	116
Figure 46	117
Figure 47	Example of TMA Reception	119
Figure 48	Example of TMA Reception	120
Figure 49	Example of V.110/X.30 Transmit Mode	123
Figure 50	Receiver States in V.110/X.30	127
Figure 51	Example of V.110/X.30 Receive Mode	132
Figure 52	Example of V.110/X.30 Receive Mode	133
Figure 53	Loss of Synchronism in V.110/X.30	134
Figure 54	Master Single READ Transaction	143
Figure 55	Master Burst WRITE/READ Access	143
Figure 56	Local Bus Interface Block Structure	145
Figure 57	LBI Mailbox Structure	148
Figure 58	Multiplexed Bus Cycle	151
Figure 59	Demultiplexed Bus Cycle	152
Figure 60	Memory Cycle Time	153
Figure 61	LRDY Controlled Bus Cycles	154
Figure 62	External Bus Arbitration (Releasing the Bus)	157
Figure 63	External Bus Arbitration (Regaining the Bus)	158
Figure 64	Connection of the Master and Slave Bus Arbitration Signals	160
Figure 65	Bus Arbitration Sequence	162
Figure 66	Registers and Port Pins Associated with the SSC	174
Figure 67	Synchronous Serial Channel SSC Block Diagram	175
Figure 68	Serial Clock Phase and Polarity Options	177
Figure 69	SSC Full Duplex Configuration	178
Figure 70	SSC Half Duplex Configuration	181
Figure 71	SSC Error Interrupt Control	186
Figure 72	8 S/T Interfaces realized by one MUNICH32X and two QUAT®-S	189
Figure 73	IOM®-2 Interface with 2.048 Mbit/s Data Rate	191
Figure 74	Monitor Handshake Procedure	195
Figure 75	Monitor Handshake Timing in General	196
Figure 76	Tx Polling Procedure	231
Figure 77	Interrupt Queue Structure	232
Figure 78	General Purpose Bus I/O and Alternate LBI/SSC Functions	238
Figure 79	Serial PCM Core Control and Configuration Block (CCB)	274
Figure 80	LBI Control and Configuration Block (LCCB)	275
Figure 81	Serial PCM Core Action Specification	278
Figure 82	Interrupt Information	288

Figure 83	Channel Specification	302
Figure 84	Decoding of Peripheral Queue Interrupt Vectors	320
Figure 85	Block Diagram of Test Access Port and Boundary Scan	322
Figure 86	Power-up and Power-down Scenarios.	329
Figure 87	Power-Failure Scenarios	330
Figure 88	Input/Output Waveform for AC Tests.	335
Figure 89	PCI Output Timing Measurement Waveforms	335
Figure 90	PCI Input Timing Measurement Waveforms	336
Figure 91	PCI Read Transaction	337
Figure 92	PCI Write Transaction	338
Figure 93	PCI Clock Specification	340
Figure 94	Master Single READ Transaction	342
Figure 95	Master Burst WRITE/READ Access	342
Figure 96	LBI Slave: Address Timing in Multiplexed Mode	344
Figure 97	LBI Slave: Address Timing in Non-Multiplexed Mode	344
Figure 98	LBI Slave: Read Cycle Timing	345
Figure 99	LBI Slave: Write Cycle Timing	345
Figure 100	LBI Master: Read Cycle Timing in Demultiplexed Mode	348
Figure 101	LBI Master: Write Cycle Timing in Demultiplexed Mode	348
Figure 102	LBI Master: Read Cycle Timing in Multiplexed Mode	349
Figure 103	LBI Master: Write Cycle Timing in Multiplexed Mode.	349
Figure 104	LBI Arbitration Timing	350
Figure 105	PCM Interface Timings	352
Figure 106	Reset Timing	354
Figure 107	JTAG-Boundary Scan Timing	355
Figure 108	SSC Serial Interface Timing (Master)	356
Figure 109	Data Flow.	358
Figure 110	Ideal System, E1	362
Figure 111	Typical System, E1	363
Figure 112	Ideal System, T1	363
Figure 113	Typical System, T1	364

List of Tables	Page
Table 1	PCI Bus Interface Pins 25
Table 2	Power Supply, Reserved and Dedicated Pins 31
Table 3	Local Bus Interface (LBI) Pins 33
Table 4	LBI DMA Support/General Purpose Bus Pins 36
Table 5	Synchronous Serial Control (SSC) Interface/General Purpose Bus Pins 38
Table 6	PCM/IOM [®] -2 Interface Pins 40
Table 7	Synchronization Pattern for V.110/X.30-Frames 121
Table 8	Framing for Networks with 600-bit/s Data Rate 128
Table 9	Framing for Networks with 1200-bit/s Data Rate 128
Table 10	Framing for Networks with 2400-bit/s Data Rate 129
Table 11	Framing for Networks with 4800-, 9600-, 19200-, 38400-bit/s Data Rate 129
Table 12	PCI Configuration Space Registers 136
Table 13	Non-PCI Pins in the De-multiplexed Bus Configuration 142
Table 14	Supported Commands in De-multiplexed Mode 144
Table 15	LBI Peripheral Transaction Options 145
Table 16	LBI Bus Arbitration Signals 159
Table 17	Port Control of the SSC Interface 182
Table 18	Abort Request from Receiver 196
Table 19	C/I Codes 197
Table 20	List of Commands and Indications 198
Table 21	Subfunction Status after Hardware Reset 202
Table 22	Programming after Hardware Reset 203
Table 23	MUNICH32X Slave Register Set (BAR1) 210
Table 24	MUNICH32X Mailbox Registers (LBI Side) 213
Table 25	MUNICH32X Direct LBI Access (BAR2) 213
Table 26	LBI External Configuration for ESCC2 246
Table 27	LBI External Configuration for HSCX 247
Table 28	LBI External Configuration for FALC54 (HDLC mode) 247
Table 29	Sizes of the Control and Configuration Block 273
Table 30	Sizes of the LBI Control and Configuration Block 275
Table 31 301
Table 32	Serial PCM Core Interrupt Vectors 317
Table 33	Serial PCM Core Interrupt Queues 318
Table 34	LBI DMA Controller Interrupt Vectors 318
Table 35	LBI DMA Controller Interrupt Queues 319
Table 36	Peripheral Queue Interrupt Vectors 319
Table 37	Boundary Scan Sequence in MUNICH32X 323
Table 38	Boundary Scan Test Modes 327
Table 39 332
Table 40 332

Table 41	$T_A = 0$ to $+ 70$ C	333
Table 42	$T_A = 25$ C	334
Table 43	PCI Input and Output Measurement Conditions	336
Table 44	Number of Wait States Inserted by the MUNICH32X as Initiator.	339
Table 45	Number of Wait States Inserted by the MUNICH32X as Target	339
Table 46	PCI Clock Characteristics	340
Table 47	PCI Interface Signal Characteristics	341
Table 48	Additional De-multiplexed Interface Signal Characteristics	343
Table 49	LBI Slave Timings	346
Table 50	LBI Master Timings	351
Table 51	PCM Interface Timings	352
Table 52	Reset Timing	354
Table 53	JTAG Boundary Scan Timing	355
Table 54	SSC Serial Interface Timing (Master)	356
Table 55	List of Abbreviations for PCI Bus Cycle Calculations.	359

1 Overview

The MUNICH32X is an enhanced version of the Multichannel Network Interface Controller for HDLC, MUNICH32 (PEB 20320, refer to the User's Manual 01.2000).

Key enhancements include:

- a 33 MHz/32-bit PCI bus Master/Slave interface with integrated DMA controllers for higher performance, lower development effort and risk,
- symmetrical Rx and Tx buffer descriptor formats for faster switching,
- an improved Tx idle channel polling process for significantly reduced bus occupancy,
- an integrated Local Bus Interface (LBI) for connection to other peripherals that do not have a PCI bus interface with DMA capability,
- an SSC interface and
- an IOM[®]-2 interface.

The MUNICH32X provides capability for up to 32 full-duplex serial PCM channels. It performs layer 2 HDLC formatting/deformatting or V.110 or X.30 protocols up to a network data rate of 38.4 Kbit/s (V.110) or 64 Kbit/s (HDLC), as well as transparent transmission for the DMI mode 0, 1, and 2. Processed data are passed on to an external memory shared with one or more host processors.

The MUNICH32X is compatible with the LAPD ISDN (Integrated Services Digital Network) protocol specified by CCITT, as well as with HDLC, SDLC, LAPB and DMI protocols. It provides any rate adaption for time slot transmission data rate from 64 Kbit/s down to 8 Kbit/s and the concatenation of any time slots to data channels, supporting the ISDN H0, H11, H12 superchannels.

The MUNICH32X may be used in a wide range of telecommunication and networking applications, e.g.

- in switches to provide the connection to a PBX, to a host computer, or as a central D-channel controller for 32 D-channels,
- for connection of up to 4 MUNICH32Xs to one PCM highway to achieve a D-channel controller with 128 channels,
- in routers and bridges for LAN-WAN internetworking via channelized T1/E1 or multiple S/T interfaces,
- for wide area trunk cards in routers and switches (Frame Relay, ISDN PRI, Internet Protocols, etc.), and
- for centralized D- or B-channel packet processing in routers, switches (Frame Relay, Q.931 Signaling, X.25, etc.)


Note: In the course of the Data Sheet, the expression 'DWORD' always refers to 32-bit words in correspondence to the PCI specification.

Version 2.2

1.1 Features

32-channel HDLC controller with PCI interface:

- **Serial PCM core**
 - Up to 32 independent full-duplex channels
 - Serial PCM traffic at 2.048, 4.096, 1.544, 1.536, 3.088, 6.176 or 8.192-Mbit/s
- **Dynamic Programmable Channel Allocation**
 - Compatible with T1/DS1 24-channel and CEPT 32-channel PCM byte format
 - Concatenation of any, not necessarily consecutive, time slots to superchannels
 - independently for receive and transmit direction
 - Support of H0, H11, H12 ISDN-channels
 - Subchanneling on each time slot possible
- **Bit Processor Functions** (adjustable for each channel)
 - HDLC Protocol
 - Automatic flag detection
 - Shared opening and closing flag
 - Detection of interframe-time-fill change, generation of interframe-time-fill '1's or flags
 - Zero bit insertion
 - Flag stuffing and flag adjustment for rate adaption
 - CRC generation and checking (16 or 32 bits)
 - Transparent CRC option per channel and/or per message
 - Error detection (abort, long frame, CRC error, 2 categories of short frames, non-octet frame content)
 - ABORT/IDLE flag generation
 - V.110/X.30 Protocol



Type	Package
PEB 20321	P-MQFP-160-1
PEF 20321	P-MQFP-160-1

- Automatic synchronization in receive direction, automatic generation of the synchronization pattern in transmit direction
- E/S/X bits freely programmable in transmit direction, may be changed during transmission; changes monitored and reported in receive direction
- Generation/detection of loss of synchronism
- Bit framing with network data rates from 600 bit/s up to 38.4 Kbit/s
- Transparent Mode A
 - Slot synchronous transparent transmission/reception without frame structure
 - Flag generation, flag stuffing, flag extraction, flag generation in the abort case with programmable flag
 - Synchronized data transfer for fractional T1/PRI channels
- Transparent Mode B
 - Transparent transmission/reception in frames delimited by 00_H flags
 - Shared opening and closing flag
 - Flag stuffing, flag detection, flag generation in the abort case
 - Error detection (non octet frame content, short frame, long frame)
- Transparent Mode R
 - Transparent transmission/reception with GSM 08.60 frame structure
 - Automatic 0000_H flag generation/detection
 - Support of 40, 39^{1/2}, 40^{1/2} octet frames
 - Error detection (non octet frame contents, short frame, long frame)
- Protocol Independent
 - Channel inversion (data, flags, IDLE code)
 - Format conventions as in CCITT Q.921 § 2.8
 - Data over- and underflow detected
- **Microprocessor Interface**
 - 32-bit PCI bus interface option, 33 MHz
 - 32-bit De-multiplexed bus interface option, 33 MHz
 - 68 channel DMA controller (64 for 32 serial channels, 4 for 2 LBI channels) with buffer chaining capability
 - Master 4-DWORD burst read and write capability
 - Slave single-DWORD read and write capability
 - Interrupt-circular buffers with variable sizes
 - Maskable interrupts for each channel
- **IOM[®]-2 Interface with on-chip C/I and monitor handlers**
- **Synchronous Serial Control (SSC) Interface**
- **8-/16-bit Local Bus Interface (LBI)**

- **General**

- Connection of up to four MUNICH32X supporting a 128-channel basic access D-channel controller
- On-chip Rx and Tx data buffers 256 bytes each
- HDLC protocol or transparent mode, support of ECMA 102, CCITT I4.63 RA2, V.110, X.30, DMI mode 0, 1, 2 (bit rate adaption), GSM 08.60 TRAU frames
- Loopback mode, complete loop as well as single channel loop
- JTAG boundary scan test
- 0.5 μm low-power CMOS technology
- 3.3 V and 5 V voltage supply
- TTL-compatible inputs/outputs
- 160-pin P-MQFP package

1.2 New or Changed from MUNICH32, PEB 20320

- Symmetrical Rx and Tx Buffer Descriptor formats for faster switching
- Improved Tx idle channel polling process, which significantly reduces bus occupancy of idle Tx channels
- Additional PCM modes supported: 3.088 Mbit/s, 6.176 Mbit/s, 8.192 Mbit/s
- 32-bit PCI bus Master/Slave interface (33 MHz) with integrated DMA controllers for higher performance, and lower development effort and risk
- Enhanced Interrupt Structure providing:
 - separate serial PCM Rx and Tx Interrupt Queues in host memory,
 - separate DMA related LBI Rx and Tx Interrupt Queues in host memory,
 - dedicated LBI pass-through, SSC, General Purpose bus and IOM[®]-2 Peripheral Interrupt Queue in host memory
- Slave read capability of serial PCM core, LBI, SSC and IOM[®]-2 read/write registers
- Time Slot Shift capability
- Bit Shift Capability
 - programmable from -4 clock edges to +3 clock edges relative to synchronization pulse,
 - programmable to sample Tx data at either clock falling or rising edge,
 - programmable to sample Rx data at either clock falling or rising edge,
- Software initiated Action Request via a bit field in the Command register
- Tx End-of-Packet transmitted-on-wire interrupt capability per channel
- Tx packet size increased to 16 Kbytes
- Rx packet size 8 kbyte limit interrupt disable
- Rx Enable bit field of the MODE1 register
- Rx Interrupt Disable bit field of the MODE1 register
- Tx data tristate control line ($\overline{\text{TXDEN}}$)
- Synchronized data transfer in TMA mode for complete transparency when using fractional T1/PRI channels
- Integrated Local Bus Interface (LBI), which allows connection to peripherals that do not provide a PCI bus interface
- IOM[®]-2 interface with single and double data rate clock
- Collision control on S/T interface by QUAT-S (PEB 2084) via data ready control line (DRDY)
- Synchronous Serial Control (SSC) interface
- 16-bit General Purpose Bus (8 bits are shared with LBI, the other eight bits are shared with SSC; the respective bits can not be used when LBI and/or SSC are enabled)
- Internal Descriptor and Table Dump capability for software development purposes
- Little/Big Endian data formats selectable via a bit field in Configuration register

1.3 Pin Configuration

(top view)




Figure 1 Pin Configuration

Signal Type Definition:

The following signal type definitions are mainly taken from the PCI Specification Revision 2.1:

in	<i>Input</i> is a standard input-only signal.
out	<i>Totem Pole Output</i> is a standard active driver.
t/s, I/O	<i>Tri-State</i> or <i>I/O</i> is a bi-directional, tri-state input/output pin.
s/t/s	<i>Sustained Tri-State</i> is an active low tri-state signal owned and driven by one and only one agent at a time. (For further information refer to the PCI Specification Revision 2.1)
o/d	<i>Open Drain</i> allows multiple devices to share as a wire-OR. A pull-up is required to sustain the inactive state until another agent drives it, and must be provided by the central resource.

1.3.1 PCI Bus Interface Pins

Table 1 PCI Bus Interface Pins

Pin No.	Symbol	I/O	Function
140, 141, 142, 143, 146, 147, 148, 149, 152, 153, 156, 157, 158, 159, 160, 1, 19, 20, 21, 22, 23, 24, 25, 28, 30, 31, 32, 33, 34, 35, 38, 39	AD(31:0)	t/s	<p>Address/Data Bus</p> <p>A bus transaction consists of an address phase followed by one or more data phases.</p> <p>When MUNICH32X is Master, AD(31:0) are outputs in the address phase of a transaction. During the data phases, AD(31:0) remain outputs for write transactions, and become inputs for read transactions.</p> <p>When MUNICH32X is Slave, AD(31:0) are inputs in the address phase of a transaction. During the data phases, AD(31:0) remain inputs for write transactions, and become outputs for read transactions.</p> <p>AD(31:0) are updated and sampled on the rising edge of CLK.</p>
150, 2, 18, 29	C/ $\overline{\text{BE}}$ (3:0)	t/s	<p>Command/Byte Enable</p> <p>During the address phase of a transaction, C/$\overline{\text{BE}}$(3:0) define the bus command. During the data phase, C/$\overline{\text{BE}}$(3:0) are used as Byte Enables. The Byte Enables are valid for the entire data phase and determine which byte lanes carry meaningful data. C/$\overline{\text{BE}}_0$ applies to byte 0 (lsb) and C/$\overline{\text{BE}}_3$ applies to byte 3 (msb).</p> <p>When MUNICH32X is Master, C/$\overline{\text{BE}}$(3:0) are outputs. When MUNICH32X is Slave, C/$\overline{\text{BE}}$(3:0) are inputs.</p> <p>C/$\overline{\text{BE}}$(3:0) are updated and sampled on the rising edge of CLK.</p>