



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





QuadLIU™  
Quad Line Interface Unit for  
E1/T1/J1  
PEB 22504 Version 1.1

Datacom



Never stop thinking.

**Edition 2001-02**

**Published by Infineon Technologies AG,  
St.-Martin-Strasse 53,  
D-81669 München, Germany**

**© Infineon Technologies AG 2/19/01.  
All Rights Reserved.**

#### **Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

#### **Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

#### **Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

QuadLIU™

Quad Line Interface Unit for  
E1/T1/J1

PEB 22504 Version 1.1

Datacom



Never stop thinking.

**Revision History:**        **2001-02**

DS4

---

Previous Version:        Data Sheet, DS3, 2000-09

---

Page	Subjects (major changes since last revision)
	<b>5 V supply mode is not supported</b>
<b>7</b>	<b>e-mail address changed</b>
<b>60</b>	<b>Global Configuration Register</b>
<b>99</b>	<b>Power Supply Range</b>
<b>121</b>	<b>External Line Frontend Calculator</b>
<b>100</b>	<b>Transmitter output current</b>
<b>101</b>	<b>Receiver sensitivity</b>

---

For questions on technology, delivery, and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at <http://www.infineon.com>

## Preface

The Quad Line Interface Unit PEB 22504 (QuadLIU™) is a flexible line interface unit for a wide area of telecommunication and data communication applications. The device contains four complete channels on one chip to save board space and power consumption. This document provides complete reference information to configure E1, T1, and J1 applications.

### Organization of this Document

This Data Sheet is organized as follows:

- **Chapter 1, Overview**  
Gives a general description of the product and its family, lists the key features, and presents some typical applications.
- **Chapter 2, Pin Descriptions**  
Lists pin locations with associated signals, categorizes signals according to function, and describes signals.
- **Chapter 3, Functional Description**  
This chapter describes the functional blocks and principal operation modes.
- **Chapter 4, Interface Description**  
Describes the various device interfaces.
- **Chapter 5, Operational Description**  
Shows the operation modes and how they are to be initialized.
- **Chapter 6, Register Description**  
Gives a detailed description of all implemented registers and how to use them in different applications/configurations.
- **Chapter 7, Electrical Characteristics**  
Specifies maximum ratings, DC and AC characteristics.
- **Chapter 8, Package Outlines**  
Shows the mechanical values of the device package.
- **Chapter 9, Appendix**  
Gives an example for overvoltage protection and information about application notes and other support.

- [Chapter 10, Glossary](#)
- [Index](#)

### Related Documentation

This document refers to the following international standards (in alphabetical/numerical order):

ANSI/EIA-656	( <a href="#">page 119</a> )
ANSI T1.102	( <a href="#">page 115</a> )
ANSI T1.231	( <a href="#">page 71</a> , <a href="#">page 89</a> , <a href="#">page 90</a> )
ANSI T1.403	( <a href="#">page 50</a> , <a href="#">page 90</a> )
AT&T TR43802	( <a href="#">page 40</a> )
AT&T TR62411	( <a href="#">page 40</a> , <a href="#">page 44</a> , <a href="#">page 49</a> )
ESD Ass. Standard EOS/ESD-5.1-1993	( <a href="#">page 98</a> )
ETSI ETS 300 011	( <a href="#">page 40</a> )
ETSI ETS 300 233	( <a href="#">page 39</a> , <a href="#">page 40</a> , <a href="#">page 89</a> )
ETSI TBR12	( <a href="#">page 40</a> , <a href="#">page 42</a> )
ETSI TBR13	( <a href="#">page 40</a> , <a href="#">page 42</a> )
FCC68	( <a href="#">page 47</a> )
IEEE 1149.1	( <a href="#">page 33</a> )
ITU-T G.703	( <a href="#">page 40</a> )
ITU-T G.736-739	( <a href="#">page 40</a> )
ITU-T G.775	( <a href="#">page 39</a> , <a href="#">page 39</a> , <a href="#">page 89</a> , <a href="#">page 89</a> )
ITU-T G.823	( <a href="#">page 40</a> )
ITU-T G.824	( <a href="#">page 40</a> )
ITU-T I.431	( <a href="#">page 40</a> , <a href="#">page 42</a> , <a href="#">page 44</a> , <a href="#">page 47</a> )
MIL-Std. 883D	( <a href="#">page 98</a> )
Telcordia TR-NWT-1089	
TR-TSY 009	( <a href="#">page 40</a> )
TR-TSY 253	( <a href="#">page 40</a> )
TR-TSY 499	( <a href="#">page 40</a> )
UL 1459	

## Your Comments

We welcome your comments on this document. We are continuously trying improving our documentation. Please send your remarks and suggestions by e-mail to

com.docu\_comments@infineon.com

Please provide in the *subject* of your e-mail:

device name (QuadLIU™), device number (PEB 22504), device version (Version 1.1),

and in the *body* of your e-mail:

document type (Data Sheet), issue date (2001-02) and document revision number (DS4).



<b>Table of Contents</b>		<b>Page</b>
<b>1</b>	<b>Overview</b> . . . . .	12
1.1	Features . . . . .	13
1.2	Logic Symbol . . . . .	15
1.3	Typical Applications . . . . .	16
<b>2</b>	<b>Pin Descriptions</b> . . . . .	18
2.1	Pin Diagram . . . . .	18
2.2	Pin Definitions and Functions . . . . .	19
<b>3</b>	<b>Functional Description</b> . . . . .	28
3.1	Functional Overview . . . . .	28
3.2	Block Diagram . . . . .	29
3.3	Functional Blocks . . . . .	30
3.3.1	Microprocessor Control Unit . . . . .	30
3.3.2	Boundary Scan Unit . . . . .	33
3.3.3	Master Clocking Unit . . . . .	35
<b>4</b>	<b>Interface Description</b> . . . . .	36
4.1	Receiver . . . . .	36
4.1.1	Receive Line Interface . . . . .	36
4.1.2	Short-haul/Long-haul Interface . . . . .	36
4.1.3	Receive Equalization Network . . . . .	37
4.1.4	Receive Line Attenuation Indication . . . . .	37
4.1.5	Receive Clock and Data Recovery . . . . .	38
4.1.6	Receive Line Coding . . . . .	38
4.1.7	Pulse-Density Detector . . . . .	39
4.1.8	Alarm Handling . . . . .	39
4.1.9	Jitter Attenuator . . . . .	40
4.1.10	Jitter Tolerance . . . . .	43
4.1.11	Output Jitter . . . . .	44
4.1.12	Elastic Buffer . . . . .	44
4.2	Transmitter . . . . .	45
4.2.1	Transmit Line Interface . . . . .	45
4.2.2	Transmit Clock System . . . . .	46
4.2.3	Pulse-Density Enforcer . . . . .	46
4.2.4	Programmable Pulse Shaper and Line Build-Out . . . . .	47
4.2.5	Transmit Line Monitor . . . . .	48
4.3	Framer Interface . . . . .	48
4.4	Maintenance Functions . . . . .	49
4.4.1	Error Counter . . . . .	49
4.4.2	One-Second Timer . . . . .	49
4.4.3	Pseudo-Random Bit Sequence Generation and Monitor . . . . .	49
4.4.4	In-Band Loop Generation and Detection . . . . .	50
4.4.5	Remote Loop . . . . .	51

<b>Table of Contents</b>		<b>Page</b>
4.4.6	Local Loop . . . . .	52
4.4.7	Digital Loop . . . . .	53
4.4.8	Alarm Simulation . . . . .	54
4.4.9	Transmit Data Performance Monitoring . . . . .	55
<b>5</b>	<b>Operational Description</b> . . . . .	<b>56</b>
5.1	Operational Overview . . . . .	56
5.2	Device Reset . . . . .	56
5.3	Device Initialization . . . . .	56
5.3.1	Reset Values . . . . .	56
5.3.2	Basic Initialization Settings . . . . .	57
<b>6</b>	<b>Register Description</b> . . . . .	<b>59</b>
6.1	Control Register Addresses . . . . .	59
6.2	Detailed Description of Control Registers . . . . .	60
6.3	Status Register Addresses . . . . .	88
6.4	Detailed Description of Status Registers . . . . .	89
<b>7</b>	<b>Electrical Characteristics</b> . . . . .	<b>98</b>
7.1	Absolute Maximum Ratings . . . . .	98
7.2	Operating Range . . . . .	99
7.3	DC Characteristics . . . . .	100
7.4	AC Characteristics . . . . .	103
7.4.1	Master Clock Timing . . . . .	103
7.4.2	JTAG Boundary Scan Interface . . . . .	104
7.4.3	Reset . . . . .	105
7.4.4	Microprocessor Interface . . . . .	105
7.4.5	Framer Interface . . . . .	110
7.4.6	Pulse Templates - Transmitter . . . . .	114
7.5	Capacitances . . . . .	116
7.6	Package Characteristics . . . . .	116
7.7	Test Configuration . . . . .	117
<b>8</b>	<b>Package Outlines</b> . . . . .	<b>118</b>
<b>9</b>	<b>Appendix</b> . . . . .	<b>119</b>
9.1	Application Notes . . . . .	119
9.2	Software Support . . . . .	119
<b>10</b>	<b>Glossary</b> . . . . .	<b>122</b>

<b>List of Figures</b>		<b>Page</b>
Figure 1	Logic Symbol . . . . .	15
Figure 2	QuadLIU Application . . . . .	16
Figure 3	QuadLIU Repeater Application . . . . .	17
Figure 4	Pin Configuration . . . . .	18
Figure 5	Block Diagram . . . . .	29
Figure 6	Interrupt Status Registers . . . . .	31
Figure 7	Block Diagram of Test Access Port and Boundary Scan . . . . .	33
Figure 8	Flexible Master Clock Unit . . . . .	35
Figure 9	Receiver Configuration . . . . .	36
Figure 10	Receive Clock System . . . . .	38
Figure 11	Jitter Attenuation Performance . . . . .	42
Figure 12	Jitter Tolerance . . . . .	43
Figure 13	Transmitter Configuration . . . . .	45
Figure 14	Transmit Clock System . . . . .	46
Figure 15	Transmit Line Monitor Configuration . . . . .	48
Figure 16	Remote Loop Signal Flow . . . . .	51
Figure 17	Local Loop Signal Flow . . . . .	52
Figure 18	Digital Loop Signal Flow . . . . .	53
Figure 19	Transmit Data Performance Monitoring . . . . .	55
Figure 20	MCLK Timing . . . . .	103
Figure 21	JTAG Boundary Scan Timing . . . . .	104
Figure 22	Reset Timing . . . . .	105
Figure 23	Intel Non-Multiplexed Address Timing . . . . .	105
Figure 24	Intel Multiplexed Address Timing . . . . .	106
Figure 25	Intel Read Cycle Timing . . . . .	106
Figure 26	Intel Write Cycle Timing . . . . .	107
Figure 27	Motorola Read Cycle Timing . . . . .	108
Figure 28	Motorola Write Cycle Timing . . . . .	109
Figure 29	TCLK Input Timing . . . . .	110
Figure 30	RCLK Output Timing . . . . .	111
Figure 31	SYNC Timing . . . . .	112
Figure 32	FSC Timing . . . . .	113
Figure 33	E1 Pulse Shape at Transmitter Output . . . . .	114
Figure 34	T1 Pulse Shape . . . . .	115
Figure 35	Thermal Behaviour of Package . . . . .	116
Figure 36	Input/Output Waveforms for AC Testing . . . . .	117
Figure 37	Master Clock Frequency Calculator . . . . .	120
Figure 38	External Line Frontend Calculator . . . . .	121

<b>List of Tables</b>	<b>Page</b>
Table 1	Control Pin Functions . . . . . 19
Table 2	Signal Pin Functions . . . . . 23
Table 3	Power Supply Pins . . . . . 27
Table 4	Boundary Scan Pins . . . . . 27
Table 5	Selectable Bus and Microprocessor Interface Configuration . . . . . 30
Table 6	TAP Controller Instruction Codes . . . . . 34
Table 7	Examples of External Component Values (Receive) . . . . . 36
Table 8	Clocking Modes . . . . . 41
Table 9	Output Jitter . . . . . 44
Table 10	Examples of External Component Values (Transmit) . . . . . 45
Table 11	Initial Values after Reset . . . . . 56
Table 12	Initialization Parameters . . . . . 58
Table 13	Control Register Addresses . . . . . 59
Table 14	Pulse Shaper Programming . . . . . 77
Table 15	Clock Mode Register Settings for E1 or T1/J1 . . . . . 87
Table 16	Status Register Addresses . . . . . 88
Table 17	Maximum Ratings . . . . . 98
Table 18	Power Supply Range . . . . . 99
Table 19	DC Parameters . . . . . 100
Table 20	MCLK Timing Parameter Values . . . . . 103
Table 21	JTAG Boundary Scan Timing Parameter Values . . . . . 104
Table 22	Reset Timing Parameter Values . . . . . 105
Table 23	Intel Bus Interface Timing Parameter Values . . . . . 107
Table 24	Motorola Bus Interface Timing Parameter Values . . . . . 109
Table 25	TCLK Timing Parameter Values . . . . . 110
Table 26	RCLK Timing Parameter Values . . . . . 111
Table 27	SYNC Timing Parameter Values . . . . . 112
Table 28	FSC Timing Parameter Values . . . . . 113
Table 29	T1 Pulse Template (ANSI T1.102) . . . . . 115
Table 30	Pin Capacitances . . . . . 116
Table 31	Package Characteristic Values . . . . . 116
Table 32	AC Test Conditions . . . . . 117

## **1 Overview**

The QuadLIU™ PEB 22504 Quad Line Interface Unit is a device to connect four E1/T1/J1 framer devices to four analog or digital lines. The line interface is selectable for long-haul or short-haul applications and fulfills the relevant standards for E1, T1, and J1 systems.

The QuadLIU™ comes in a high-density P-TQFP-100-3 package (SMD) to save a significant amount of board space compared to a configuration using single line-interface circuits.

Crystal-less jitter attenuation with only one master clock source further reduces the amount of required external components.

Equipped with a flexible microcontroller interface, it fits to any control processor environment.


## Quad Line Interface Unit for E1/T1/J1 QuadLIU™

PEB 22504

### Version 1.1

CMOS

#### 1.1 Features

- High-density generic interface for all E1/T1/J1 applications
  - Quad analog receive and transmit circuitry for long- and short-haul applications
  - Clock and data recovery using an integrated digital phase-locked loop
  - Programmable transmit pulse shapes for E1, T1 and J1 signals
- 
- P-TQFP-100-3**
- Maximum line attenuation up to -36 dB at 1024 kHz (E1) and up to -36 dB at 772 kHz (T1/J1)
  - Noise- and crosstalk-filter, line attenuation status
  - Programmable Line Build-Out for CSU signals according to ANSI T1.403 and FCC68 0dB, -7.5dB, -15dB, -22.5 dB
  - Low transmitter output impedances for high transmit return loss
  - Tristate function of the analog transmit line outputs
  - Transmit line monitor protecting the device from damage
  - Jitter specifications of ITU-T I.431 , G.703 , G.736, G.823, ETS 300011, TBR12/13 and AT&T TR62411 met
  - Tolerates more than 0.4 UI high frequency input jitter
  - Crystal-less wander and jitter attenuation/compensation
  - Flexible master clock frequency in the range of 1.02 to 20 MHz
  - Power-down function per channel
  - Dual- or single-rail digital inputs and outputs to the framer interface
  - Unipolar CMI for interfacing fiber-optical transmission routes
  - Selectable line codes (HDB3, B8ZS, AMI with zero code suppression)
  - Loss-of-signal indication with programmable thresholds according to ITU-T G.775, ETS300233, ANSI T1. 403 and T1.231
  - Clock generator for jitter-free system/transmit clocks per channel
  - Local loop, remote loop and digital loop back for diagnostic purposes

Type	Package
PEB 22504	P-TQFP-100-3

- Alarm and performance monitoring per second
- Two 16-bit counters for code violations and PRBS bit errors
- Insertion and extraction of Alarm Indication Signals (AIS)
- Elastic store for receive or transmit clock wander and jitter compensation
- Controlled slip capability and slip indication
- Programmable elastic buffer size: 256 bits/128 bits/64 bits/32 bits/bypass
- Programmable in-band loop code detection and generation according to TR 62411
- Pseudo-Random Bit Sequence (PRBS) generator and monitor
- Flexible software controlled device configuration

### Microprocessor Interface Mode

- 8-bit microprocessor bus interface (Intel or Motorola type)
- All registers directly accessible
- Multiplexed and non-multiplexed address bus operations
- Hardware and software reset options
- One-second timer

### General

- Boundary scan standard IEEE 1149.1
- P-TQFP-100-3 package (body size 14 mm × 14 mm)
- Single power supply: 3.3 V
- Temperature range: -40°C to +85°C
- Low power device, typical power consumption 100 mW per channel

### Applications

- Wireless Basestations
- ATM and frame relay gateways
- CSUs, DSUs
- Internet access equipment
- LAN/WAN Router
- ISDN-PRI, PABX
- Digital Access Cross-connect Systems (DACs)
- SDH/SONET ADD/DROP Multiplexer

## 1.2 Logic Symbol




Figure 1 Logic Symbol



### 1.3 Typical Applications

Figure 2 shows a multiple link application using the QuadLIU™. Figure 3 shows a repeater application.




Figure 2 QuadLIU Application





Figure 3 QuadLIU Repeater Application

## 2 Pin Descriptions

### 2.1 Pin Diagram



**Figure 4 Pin Configuration**

## 2.2 Pin Definitions and Functions

**Table 1 Control Pin Functions**

Pin No.	Signal	Input (I) Output (O) Supply (S)	Function
93...99	A(0:6)	I + PU	<b>Address Bus</b> Selects one of the internal registers for read or write.
59...62 65...68	D(0:3) D(4:7)	I/O + PU	<b>Data Bus</b> Eight-bit-wide bi-directional bus to be connected to the microprocessor data bus.
92	ALE	I + PU	<b>Address Latch Enable</b> A high on this line indicates an address on the external address/data bus. The address information provided on lines A(6:0) is internally latched with the falling edge of ALE. This function allows the device to be connected directly to a multiplexed address/data bus. In this case, pins A(6:0) must be connected externally to the data bus pins. In case of demultiplexed mode, this pin has to be connected to $V_{SS}$ or $V_{DD}$ directly.
39	$\overline{CS}$	I + PU	<b>Chip Select</b> A low signal selects the device for read/write operations
37	$\overline{RD}$	I + PU	<b>Read Enable/Data Strobe</b> (Intel bus mode, MODE=low) This signal indicates a read operation. When the device is selected via $\overline{CS}$ , the $\overline{RD}$ signal enables the bus drivers to output data from an internal register addressed via A(6:0) on to Data Bus.
	$\overline{DS}$	I + PU	<b>Data Strobe</b> (Motorola bus mode, MODE=high) This pin serves as input to control read/write operations.

**Table 1 Control Pin Functions (cont'd)**

Pin No.	Signal	Input (I) Output (O) Supply (S)	Function
38	$\overline{WR}$	I + PU	<b>WRite Enable/Read-Write Select</b> (Intel bus mode, MODE=low) This signal indicates a write operation. When $\overline{CS}$ is active the device loads an internal register with data provided via the Data Bus.
	$\overline{RW}$	I + PU	<b>Read/Write Enable</b> (Motorola bus mode, MODE=high) This signal distinguishes between read and write operations.
91	INT	O/oD	<b>INTerrupt Request</b> General interrupt request output for all interrupt sources. These interrupt sources can be masked individually via register IMR0/1. Interrupt status is reported via register CIS (Channel Interrupt Status) and ISR0/1.  Output characteristics of this pin can be defined to be push-pull (active high or active low) or open-drain (active low) by using register IPC.

**Table 1 Control Pin Functions (cont'd)**

Pin No.	Signal	Input (I) Output (O) Supply (S)	Function
27, 33, 40, 46	MFP(1:4)		<b>Multi Function Port</b> Depending on programming of bits LIM4.PC(2:0) this multifunction port provides different status information of the device as shown in this table below. MFP1 corresponds to channel 1, MFP4 to channel 4.
	LOS(1:4)	O	<b>Loss-of-Signal Indication</b> LIM4.PC(2:0) = 000 Active high, if a loss-of-signal alarm is detected. This signal corresponds directly to bit LSR0.LOS.
	ALOS(1:4)	O	<b>Analog Loss-of-Signal Indication</b> LIM4.PC(2:0) = 001 Active high, if the input level at RL1/2 drops below the programmed receive input threshold which is defined by register LIM2.RIL(2:0).
	PRBSS (1:4)	O	<b>PRBS Synchronization Status</b> LIM4.PC(2:0) = 010 Active high if the Pseudo-Random Bit Sequence (PRBS) synchronization is achieved. This signal corresponds directly to bit LSR0.PRBSS.
	BPV(1:4)	O	<b>Bipolar Violation Indication</b> LIM4.PC(2:0) = 011 Active high if a bipolar violation is detected. This signal corresponds directly to the increment signal of the code violation error counter.

Pin Descriptions

**Table 1 Control Pin Functions (cont'd)**

Pin No.	Signal	Input (I) Output (O) Supply (S)	Function
27, 33, 40, 46 (cont'd)	XLS(1:4)	O	<b>Transmit Line Status</b> LIM4.PC(2:0) = 100 Active high if the transmit line current limiter exceeds its maximum value. Pins XL1/2 are automatically tristated until the current drops below its maximum value ( or the "short" disappears). This signal corresponds directly to bit LSR1.XLS.
	AIS(1:4)	O	<b>Alarm Indication Signal</b> LIM4.PC(2:0) = 101 Active high if the alarm indication signal is detected. This signal corresponds directly to bit LSR0.AIS.
10	SYNC	I + PU	<b>Clock Synchronization</b> Reference clock for the internal DCOs of the device. Selectable via register GCR.SSF(1:0). Active high pulse input.
9	$\overline{FSC}$	O	<b>Frame Synchronization Pulse</b> The synchronization pulse is active low for one 2.048 (E1)/1.544 MHz (T1/J1) cycle (pulse width = 488/648 ns). $\overline{FSC}$ is derived from the jitter attenuation DCO, which must be active for $\overline{FSC}$ output (8-kHz master mode only, GCR.SSF(1:0) = 10). Active low pulse output.
87, 84, 81, 78	TRIST(1:4)	I + PU	<b>Transmit Line Tristate</b> If the single-rail data stream is selected by bit LIM0.XC(1:0), a high at these pins set the appropriate XL1/2 outputs into tristate. TRIST <sub>i</sub> sets XL1.i/2.i of channel i into tristate, where i = 1 to 4.

**Table 2 Signal Pin Functions**

Pin No.	Signal	Input (I) Output (O) Supply (S)	Function
5, 21, 55, 71	RL1(1:4)	I (analog)	<b>Line Receiver 1</b> (LIM1.ECMIR = 0, default) Analog input from the external transformer (receive bipolar ring).
	ROID(1:4)	I	<b>Receive Optical Interface Data</b> (LIM1.ECMIR = 1) CMI data received from fiber-optical interface with 2048 (E1)/ 1544 kbit/s (T1/J1). An internal DPLL extracts the receive route clock from the incoming data pulse. The duty cycle of the receiving signal has to be closely to 50 %. RL2 has to be connected to $V_{SS}$ or $V_{DD}$ .
6, 20, 56, 70	RL2(1:4)	I (analog)	<b>Line Receiver 2</b> (LIM1.ECMIR = 0, default) Analog input from the external transformer (receive bipolar tip).
1, 25, 51, 75	XL1(1:4)	O (analog)	<b>Transmit Line 1</b> (transmit bipolar ring) (LIM1.ECMIX = 0, default) Analog output to the external transformer.
	XOID(1:4)	O	(LIM1.ECMIX = 1) Single-ail CMI output
3, 23, 53, 73	XL2 (1:4)	O (analog)	<b>Transmit Line 2</b> (transmit bipolar tip) (LIM1.ECMIX = 0, default) Analog output to the external transformer. If single-rail CMI output is selected (LIM1.ECMIX = 1), this pin is undefined and has to be left open.



Pin Descriptions

**Table 2 Signal Pin Functions** (cont'd)

Pin No.	Signal	Input (I) Output (O) Supply (S)	Function
28, 34, 41, 47	RDOP(1:4)	O	<b>Receive Data Output/Positive</b> Received data at RL1/2 is sent on RDOP/RDON in NRZ format to the framer interface. Clocking of data is done with the rising or falling edge of RCLK(1:4), selected by bit LIM4.RPE. RDOP/RDON are set low if a loss-of-signal alarm is detected. The source of the received data is selected by bit LIM2.RD(1:0).
			LIM2.RD(1:0) = 00: Data recovered by the DPLL is AMI/HDB3/B8ZS decoded and output on RDOP; RDON is not defined.
			LIM2.RD(1:0) = 01: Dual-rail data recovered by the DPLL, not AMI/HDB3/B8ZS decoded, is output on RDOP/RDON.
			LIM2.RD(1:0) = 10: Sliced data, not recovered by the DPLL is output on RDOP/RDON. A "1" on RDOP corresponds to a positive pulse on RL1/RL2. A "1" on RDON corresponds to a negative pulse on RL1/RL2.
29, 35, 42, 48	RDON(1:4)	O	<b>Receive Data Output/Negative</b> LIM1.RDON(1:0) = 00 (see above)
	BPV(1:4)	O	<b>Bipolar Violation Indication</b> LIM1.RDON(1:0) = 01
	SCLKO	O	<b>System Clock Output</b> LIM1.RDON(1:0) = 10
	SCLKI	I + PU	<b>System Clock Input</b> LIM1.RDON(1:0) = 11 Read clock for jitter attenuator buffer if internal DCO is not used (see <a href="#">Figure 10</a> on <a href="#">page 38</a> ).

Pin Descriptions

**Table 2 Signal Pin Functions (cont'd)**

Pin No.	Signal	Input (I) Output (O) Supply (S)	Function
88, 85, 82, 79	XDIP(1:4)	I + PU	<p><b>Transmit Data In Positive</b></p> <p>Transmit data received from the framer interface is output on XL1/2. NRZ data has to be provided on XDIP. Latching of data is done with the rising or falling transitions of TCLK according to LIM4.TPE.</p>
87, 84, 81, 78	XDIN(1:4)	I + PU	<p><b>Transmit Data In Negative</b></p> <p>If the dual-rail data stream is selected by bits LIM0.XC(1:0) transmit data received from the framer interface is output on XL1/2. NRZ data (AMI negative data) has to be provided on XDIN. Latching of data is done with rising or falling transitions of TCLK according to bit LIM4.TPE.</p>
30, 36, 43, 49	RCLK(1:4)	O	<p><b>Receive Clock</b></p> <p>The output functions of these ports are defined by register CMR.RS(1:0):</p> <p>CMR.RS(1:0) = 00: Receive Clock extracted from the incoming data pulses.</p> <p>CMR.RS(1:0) = 01: Receive Clock extracted from the incoming data pulses. RCLK is set high in case of loss-of-signal (LSR0.LOS=1).</p> <p>Selected by GCR.R1S(1:0), one of the four RCLK(1:4) is output on RCLK1. The clock frequency is 2.048 (E1)/1.544 MHz (T1/J1)</p>
	SCLKO(1:4)	O	<p>CMR.RS(1:0) = 10: Output of de-jittered system clock sourced by DCO. Clock frequency: 2.048 (E1) or 1.544 MHz (T1/J1). See <a href="#">Figure 10</a> on <a href="#">page 38</a>.</p>