



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!




Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





ICs for Communications

Memory Time Switch Extended Large
MTSXL

PEB 2447 Version 1.2

Data Sheet 03.97

T2447-XV12-D2-7600

PEB 2447		
Revision History:		Current Version: 03.97 (Editorial Update)
Previous Version:		01.95
Page (in previous Version)	Page (in current Version)	Subjects (major changes since last revision)
-	32	Register Address Arrangement (new)

Edition 03.97

This edition was realized using the software system FrameMaker®.

**Published by Siemens AG,
Bereich Halbleiter, Marketing-
Kommunikation, Balanstraße 73,
81541 München**

© Siemens AG 1997.
All Rights Reserved.

Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components¹ of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems² with the express written approval of the Semiconductor Group of Siemens AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

Table of Contents		Page
1	Overview	4
1.1	Features	4
1.2	Logic Symbol	5
1.3	General Device Overview	5
1.4	Pin Configuration	6
1.5	Pin Definitions and Functions	6
2	Functional Description	11
2.1	General Operation	11
2.2	Special Functions	13
2.2.1	Control Memory Reset	13
2.2.2	Evaluate Frame Measurement Signal	13
2.2.3	MTSXL Selftest	13
2.3	Boundary Scan and TAP Controller	14
2.3.1	Boundary Scan	14
2.3.2	TAP Controller	18
2.3.3	Use of Built in Selftest via the Boundary Scan Interface	19
2.3.4	IDCODE	22
3	Operational Description	23
3.1	Initialization Procedure	23
3.2	Operation Mode	23
3.3	Indirect Access Registers	23
3.4	Frame Evaluation	24
3.5	Input Offset and Output Offset	25
3.6	Frame Delay	27
4	Detailed Register Description	32
4.1	Register Address Arrangement	32
4.2	Mode Register (MODR)	33
4.3	Command Register (CMDR)	34
4.4	Status Register (STAR)	35
4.5	Interrupt Status Register (ISTA)	36
4.6	Mask Register (MASK)	37
4.7	Memory Access Address/Code Register High (MACH)	37
4.8	Memory Access Address Register Low (MAAL)	38
4.9	Memory Read Data Register Low (MRDL)	39
4.10	Memory Read Data Register High (MRDH)	39
4.11	Memory Write Data Register Low (MWDL)	39
4.12	Memory Write Data Register High (MWDH)	40
4.13	Input Clock Shift Register Bank ICSR (15:0)	41
4.14	Output Clock Shift Register (OSCR)	42
4.15	Test Register (TSTR)	42
4.16	Frame Evaluation Register Low (FERL)	43
4.17	Frame Evaluation Register High (FERH)	43
5	Electrical Characteristics	44
6	Package Outlines	51

Memory Time Switch Extended Large MTSXL

PEB 2447


Version 1.2

CMOS IC

1 Overview

1.1 Features

- Non blocking time/space switch for 4.096- or 8.192-Mbit/s PCM systems
- Device clock 16.384 MHz
- Switching of up to 2048 incoming PCM channels to up to 2048 outgoing PCM channels
- 32 input and 32 output PCM lines
- Tristate function for further expansion and tandem operation
- μ P read access to PCM data
- Programmable clock shift with half clock step resolution for input and output
- Individual line delay measurement for 6 additional inputs
- Individual input offset programmable for 16 PCM inputs
- Boundary scan (fully IEEE1149.1 compatible)
- Built-in selftest (also usable via boundary scan interface)
- 8-bit Intel type demultiplexed μ P interface
- All registers accessible by direct addressing
- In-operation adjustment of bit sampling without bit errors
- Low power consumption
- Single 5 V power supply



Type	Ordering Code	Package
PEB 2447 H	Q67103-H6594	P-MQFP-100-2

1.2 Logic Symbol




Figure 1
Functional Symbol

1.3 General Device Overview

The Siemens Memory Time Switch Extended Large MTSXL (PEB 2447) is a capacity expansion of the MTSL (PEB 2047). It is a monolithic CMOS switching device capable of connecting maximally 2048 PCM input time slots to 2048 output time slots. In order to manage the problem of different line delays, six additional FS inputs can be used as frame measurement inputs and 16 different input offsets of PCM frames are allowed. Thus a frame wander can be compensated by adjusting the input offset during operation. A special circuitry guarantees that no bit error will occur, when reprogramming the input offsets.

The MTSXL on chip connection memory and data memory are accessed via the 8-bit standard µP interface (Intel demultiplexed type).

A built-in selftest mechanism – also activated by the µP – ensures proper device operation in the system.

The PEB 2447 is fabricated using the advanced CMOS technology from Siemens and is mounted in a P-MQFP-100-2 package. Inputs and outputs are TTL compatible.

1.4 Pin Configuration
(top view)




Figure 2

1.5 Pin Definitions and Functions

Pin No.	Symbol	Input (I) Output (O) Tristate (T)	Function
14 41 67	V _{SS}	I	Ground (0 V)
13 40 66	V _{DD}	I	Supply Voltage: 5 V ± 5 %.

1.5 Pin Definitions and Functions (cont'd)

Pin No.	Symbol	Input (I) Output (O) Tristate (T)	Function
81	IN0	I	PCM Input Ports: Serial data is received at standard TTL levels.
82	IN1	I	
83	IN2	I	
84	IN3	I	
85	IN4	I	
86	IN5	I	
87	IN6	I	
88	IN7	I	
89	IN8	I	
90	IN9	I	
91	IN10	I	
92	IN11	I	
93	IN12	I	
94	IN13	I	
95	IN14	I	
96	IN15	I	
97	IN16	I	
98	IN17	I	
99	IN18	I	
100	IN19	I	
1	IN20	I	
2	IN21	I	
3	IN22	I	
4	IN23	I	
5	IN24	I	
6	IN25	I	
7	IN26	I	
8	IN27	I	
9	IN28	I	
10	IN29	I	
11	IN30	I	
12	IN31	I	
15	CLK	I	Clock: 16.384 MHz device clock.

1.5 Pin Definitions and Functions (cont'd)

Pin No.	Symbol	Input (I) Output (O) Tristate (T)	Function
16 17 18 19 20 21	FS0 FS1 FS2 FS3 FS4 FS5	I I I I I I	Frame Measuring Inputs: These inputs are used as frame evaluation inputs.
26 25 24 23 22	A0 A1 A2 A3 A4	I I I I I	Address Bus Bit 0 to 4: These inputs interface to the systems address bus to select an internal register for a read or write access.
27	\overline{CS}	I	Chip Select: (low active) A low level selects the MTSXL for a register access operation.
28	RES	I	Reset: A high signal on this Input forces the MTSXL into reset state.
29	\overline{WR}	I	Write: (low active) This signal indicates a write operation.
30	\overline{RD}	I	Read: (low active) This signal indicates a read operation.
31	SP	I	Synchronization Pulse: The MTSXL is synchronized to the PCM system via this line.
39 38 37 36 35 34 33 32	D0 D1 D2 D3 D4 D5 D6 D7	I/O/T I/O/T I/O/T I/O/T I/O/T I/O/T I/O/T I/O/T	Data Bus: These pins transfer data between the μP and the MTSXL.

1.5 Pin Definitions and Functions (cont'd)

Pin No.	Symbol	Input (I) Output (O) Tristate (T)	Function
75	OUT0	O/T	PCM Output Port: Serial data is sent by these lines. These pins can be tristated.
74	OUT1	O/T	
73	OUT2	O/T	
72	OUT3	O/T	
71	OUT4	O/T	
70	OUT5	O/T	
69	OUT6	O/T	
68	OUT7	O/T	
65	OUT8	O/T	
64	OUT9	O/T	
63	OUT10	O/T	
62	OUT11	O/T	
61	OUT12	O/T	
60	OUT13	O/T	
59	OUT14	O/T	
58	OUT15	O/T	
57	OUT16	O/T	
56	OUT17	O/T	
55	OUT18	O/T	
54	OUT19	O/T	
53	OUT20	O/T	
52	OUT21	O/T	
51	OUT22	O/T	
50	OUT23	O/T	
49	OUT24	O/T	
48	OUT25	O/T	
47	OUT26	O/T	
46	OUT27	O/T	
45	OUT28	O/T	
44	OUT29	O/T	
43	OUT30	O/T	
42	OUT31	O/T	
76	$\overline{\text{INT}}$	O (Open Drain)	Interrupt Line: Active low. Reset when reading ISTA
77	TDO	O/T	Test Data Output: In the appropriate TAP controller state test data, an instruction or the selftest result is shifted out via this line.

1.5 Pin Definitions and Functions (cont'd)

Pin No.	Symbol	Input (I) Output (O) Tristate (T)	Function
78	TMS	I (internal pull-up)	Test Mode Select: 0 -> 1 transitions on this pin are required to step through the TAP controller state machine.
79	TDI	I (internal pull-up)	Test Data Input: In the appropriate TAP controller state test data or an instruction is shifted in via this line.
80	TCK	I	Test Clock: Single rate test data clock (6.25 MHz)

2 Functional Description

The MTSXL is a memory time switch device. Operating with a device clock of 16.384 MHz it can connect any of 2048 PCM input channels to any of 2048 output channels.

A general block diagram of the MTSXL is shown in **figure 3**.

2.1 General Operation

The input information of a complete frame is stored twice in the two on-chip 16-kbit data memories DM 0 and DM 1 (Data Memory 0 and Data Memory 1). The incoming 2048 channels of 8 bits each are written in sequence into fixed positions of DM 0 and DM 1. This is controlled by the input counter in the timing control block with a 8 kHz repetition rate.

For outputting, two connection memories (CM 0 and CM 1) are read in sequence synchronously. Each entry in the connection memory CM 0 / CM 1 points to a location in data memory DM 0 / DM 1. The byte in this data memory location is transferred into the current output time slot. The read access to the CM's is controlled by an output counter. CM 0 supplies the PCM data for outputs OUT0 to OUT15, CM 1 supplies the PCM data for outputs OUT16 to OUT31.

Functional Description




Figure 3
Block Diagram of MTSXL

The synchronization of the input and output counters is achieved by a rising edge of the sync pulse SP, which is always sampled with the falling edge of the device clock.

Different modes of operation are configurable at the PCM interfaces (see **table 9**). Furthermore, 16 PCM input lines can be aligned with individual clock shift values to compensate different line delays. If 32 inputs are used, one clock shift value controls two ports at the same time.

Shifting of the output frame is also possible, but all output lines are affected the same way.

The input lines FS0 to FS5 are used as frame measurement inputs. After synchronizing the device by the SP pulse the FS inputs can be evaluated on a per port basis. This evaluation procedure is started by a microprocessor command. As a result the input counter value on the rising edge of the FS signal can be read from an internal register. Thus delay compensation is easily managed by programming appropriate clock shift values and/or a possible software offset.

Functional Description

During operation of the chip a frame length check is also supplied, which controls correct synchronization by the SP pulse and generates an interrupt in case of lost or achieved synchronization.

The unused output ports are tristated by mode selection, whereas unused time slots are tristated by an additional bit in the control memory. By using this tristate capability the MTSXL can be easily expanded to a time switch of any size.

The standard 8-bit μ P interface can communicate with Intel demultiplexed microprocessors. It gives access to the internal registers and to the control and data memory. All registers are directly addressable. The memories are accessed by a simple four byte indirect access method.

2.2 Special Functions

The activity of all special functions can be read in the status register. Completion of these functions is indicated by interrupts.

2.2.1 Control Memory Reset

Initialization of the device after a hardware reset (RES) is easily done with a μ P command "control memory reset". After finishing this procedure all control memory channels contain the information "tristated". Apart from this tristate information the contents of the C Memory is undefined.

2.2.2 Evaluate Frame Measurement Signal

A command including the address (0 ... 5) will be given by the μ P. The rising edge of the corresponding frame measurement signal (FS0 ... FS5) will be evaluated. The exact timing of the FS edge can then be read from an internal 12-bit register (resolution of a complete 8 kHz frame in half 16 MHz clock periods).

2.2.3 MTSXL Selftest

The switching path of the MTSXL including input buffer, data memory, control memory, output buffer and timing control can be tested in the system by a 2-step built-in selftest. Activating this mechanism takes 2×0.625 ms (16.384 MHz). Finally the result "selftest ok/selftest not ok" can be read from the internal status register.

After test completion the control memory has also been reset (contains the information tristated).

The selftest can also be started and checked via the boundary scan interface.

Note: For correct execution of the built-in selftest the MTSXL needs a value of ICSR = 00. If MODR:PSB = 0 (e.g. after hardware reset) this value is programmed automatically after start of the selftest procedure. If ICSR does not contain "00" with MODR:PSB = 1 the selftest will fail.

Functional Description

2.3 Boundary Scan and TAP Controller

2.3.1 Boundary Scan

The MTSXL provides fully IEEE Std. 1149.1 compatible boundary scan support consisting of

- a complete boundary scan
- a test access port controller (TAP controller)
- four dedicated pins (TCK, TMS, TDI, TDO)
- a 32 bit IDCODE register

All pins except power supply and ground are included in the boundary scan. Depending on the pin functionality one, two or three boundary scan cells are provided:

Table 1
Boundary Scan Cell Type

Pin Type	Number of Boundary Scan Cells	Usage
Input	1	Input
Output	2	Output, enable
I/O	3	Input, output, enable

When the TAP controller is in the appropriate mode data is shifted into / out of the boundary scan via the pins TDI / TDO using the 6.25 MHz clock on pin TCK.

The MTSXL pins are included in the boundary scan in the following sequence:

Table 2
Boundary Scan Sequence

Boundary Scan Number TDI ->	Pin Number	Pin Name	Type	Number of Scan Cells	Default Value
1	81	IN0	I	1	0
2	82	IN1	I	1	0
3	83	IN2	I	1	1
4	84	IN3	I	1	0
5	85	IN4	I	1	0
6	86	IN5	I	1	0
7	87	IN6	I	1	0
8	88	IN7	I	1	0
9	89	IN8	I	1	0
10	90	IN9	I	1	0
11	91	IN10	I	1	0

Functional Description

Table 2
Boundary Scan Sequence (cont'd)

Boundary Scan Number TDI ->	Pin Number	Pin Name	Type	Number of Scan Cells	Default Value
12	92	IN11	I	1	0
13	93	IN12	I	1	0
14	94	IN13	I	1	0
15	95	IN14	I	1	1
16	96	IN15	I	1	0
17	97	IN16	I	1	0
18	98	IN17	I	1	1
19	99	IN18	I	1	0
20	100	IN19	I	1	1
21	1	IN20	I	1	0
22	2	IN21	I	1	0
23	3	IN22	I	1	0
24	4	IN23	I	1	0
25	5	IN24	I	1	1
26	6	IN25	I	1	0
27	7	IN26	I	1	0
28	8	IN27	I	1	0
29	9	IN28	I	1	0
30	10	IN29	I	1	0
31	11	IN30	I	1	1
32	12	IN31	I	1	1
33	15	CLK	I	1	0
34	16	FS0	I	1	0
35	17	FS1	I	1	0
36	18	FS2	I	1	0
37	19	FS3	I	1	0
38	20	FS4	I	1	0
39	21	FS5	I	1	0
40	22	A4	I	1	0
41	23	A3	I	1	0
42	24	A2	I	1	0

Functional Description

Table 2
Boundary Scan Sequence (cont'd)

Boundary Scan Number TDI ->	Pin Number	Pin Name	Type	Number of Scan Cells	Default Value
43	25	A1	I	1	0
44	26	A0	I	1	0
45	27	\overline{CS}	I	1	0
46	28	RES	I	1	0
47	29	\overline{WR}	I	1	0
48	30	RD	I	1	0
49	31	SP	I	1	0
50	32	AD7	IO	3	000
51	33	AD6	IO	3	000
52	34	AD5	IO	3	000
53	35	AD4	IO	3	000
54	36	AD3	IO	3	000
55	37	AD2	IO	3	000
56	38	AD1	IO	3	000
57	39	AD0	IO	3	000
58	42	OUT31	O	2	00
59	43	OUT30	O	2	00
60	44	OUT29	O	2	00
61	45	OUT28	O	2	00
62	46	OUT27	O	2	00
63	47	OUT26	O	2	00
64	48	OUT25	O	2	00
65	49	OUT24	O	2	00
66	50	OUT23	O	2	00
67	51	OUT22	O	2	00
68	52	OUT21	O	2	00
69	53	OUT20	O	2	00
70	54	OUT19	O	2	00
71	55	OUT18	O	2	00
72	56	OUT17	O	2	00
73	57	OUT16	O	2	00

Functional Description

Table 2
Boundary Scan Sequence (cont'd)

Boundary Scan Number TDI ->	Pin Number	Pin Name	Type	Number of Scan Cells	Default Value
74	58	OUT15	O	2	00
75	59	OUT14	O	2	00
76	60	OUT13	O	2	00
77	61	OUT12	O	2	00
78	62	OUT11	O	2	00
79	63	OUT10	O	2	00
80	64	OUT9	O	2	00
81	65	OUT8	O	2	00
82	68	OUT7	O	2	00
83	69	OUT6	O	2	00
84	70	OUT5	O	2	00
85	71	OUT4	O	2	00
86	72	OUT3	O	2	00
87	73	OUT2	O	2	00
88	74	OUT1	O	2	00
89	75	OUT0	O	2	00
90	76	$\overline{\text{INT}}$	O	2	00

Functional Description
2.3.2 TAP Controller

The TAP controller implements a state machine defined in the JTAG standard IEEE1149.1. The instruction register of the controller is extended to 4 bits in order to increase the number of instructions. This is necessary for the use of the build in selftest procedure via the boundary scan interface:

Table 3
Instruction Code of 4 Bit TAP Controller

Instruction	Code
EXTEST	0000
INTEST	0001
SAMPLE / PRELOAD	0010
IDCODE	0011
BYPASS	11xx
TAP_TEST1: Start built in self test	0100
TAP_TEST2: Write selftest control register	0101
TAP_TEST3	0110
TAP_TEST4	0111
TAP_TEST5	1000
TAP_TEST6	1001
TAP_TEST7	1010
TAP_TEST8	1011

The standard instructions are implemented according to the JTAG standard, just the instruction register is extended to 4 bits. At the new instructions TAP_TEST1.. 8 special internal test signals are activated during the state "RUN TEST / IDLE".

The MTSXL only uses TAP_TEST1 and TAP_TEST2 according to **table 3**.

Functional Description

The extended TAP controller uses a modified data path:

Table 4
Data Path of 4 Bit TAP Controller

Instruction Code	Input	Data Path	Output
11xx	TDI	→	TDO
00xx	BSOUT	→	TDO
0011	BSOUT_ID	→	TDO
01xx	TDI2: STAR:STOK (internal)	→	TDO
10xx	TDI3: VSS (not used, internal)	→	TDO

When TAP_TEST1 / 2 is activated the data path is set to shift the result of the selftest procedure (bit STAR:STOK) out through the TDO pin.

2.3.3 Use of Built in Selftest via the Boundary Scan Interface

The built in self test is used by the following steps:

- The instruction TAP_TEST2 is shifted into the TAP controller (see **figure 4**)
- STP command is shifted into the selftest control register (see **table 5** and **figure 5**)
- The instruction TAP_TEST1 is shifted into the TAP controller to start the selftest (see **figure 6**) after 10240 TCK periods:
- Bit STAR:STOK can be shifted out (see **figure 7**).

Table 5
4 Bit Selftest Control Register

Bit	Function
ST [0]	CMDR:STP0
ST [1]	CMDR:STP1
ST [2]	CMDR:STP2
ST [3]	“1” built in selftest “0” no built in selftest

Note: ST [2:0] represent the bits CMDR:STP2..0 but do not overwrite them.

Functional Description

The TAP controller state machine passes through the different states according to **figures 4 to 7**.

Table 6
States of TAP Controller (explanation for **figures 4 to 7**)

Controller State	State Code
Exit2-DR	0
Exit1-DR	1
Shift-DR	2
Pause-DR	3
Select-IR-Scan	4
Update-DR	5
Capture-DR	6
Select-DR-Scan	7
Exit2-IR	8
Exit1-IR	9
Shift-IR	A
Pause-IR	B
Run-Test / Idle	C
Update-IR	D
Capture-IR	E
Test-Logic-Reset	F

Note: The state coding is only described for explanation purposes, it is externally not visible.

Functional Description




Figure 4
Starting Instruction "TAP_TEST2" (code 0101)




Figure 5
Writing Selftest Control Register

Functional Description




Figure 6
Start of Built in Selftest (instruction TAP_TEST1, code 0100)




Figure 7
Readout of Selftest Result (after 10240 TCK periods)

Note: After the use of the selftest procedure over the μP Interface or the boundary scan interface a hardware reset is necessary before the selftest procedure can be started again over the other interface.

2.3.4 IDCODE

The manufacturer code for MTSXL is according to **table 2:**

V1.2:	0010	0000 0000 0010 0101	0000 1000 001	1
-------	------	---------------------	---------------	---

3 Operational Description

3.1 Initialization Procedure

For a proper initialization of the MTSXL the following procedure is recommended:

First a reset pulse (RES) of at least two CLK clock periods has to be applied. All registers contain now their reset values. In the next step the connection memories CM0/1 are initialized by the commands CMDR:STP (1:0) = 01 (CM reset) or CMDR:STP (2:0) = 011 / 111 (MTSXL selftest).

After having programmed a CM reset command, it takes 4096 clock periods until all tristate control entries in the CM contain the value "1" (tristated).

If a selftest command was given, it takes 10 240 clock periods to achieve the same effect. Furthermore the register bit STAR:STOK (selftest o.k.) should read "1" in this case, in order to prove that there is no fault on the chip. The selftest command must be given twice: the upper half of data memory (DM0, DM1) is tested when setting CMDR:STP (2:1) = 01, the lower half of DM0, DM1 is tested by setting CMDR:STP (2:1) = 11 (see **table 10**).

The activity of the procedures can be monitored in STAR:PACT and an interrupt will indicate their completion.

In all cases it is important, that the outputs are tristated by MODR:PSB = 0.

3.2 Operation Mode

The operation mode of the device is fixed by programming MODR:MD (1:0) (see **table 9**).

3.3 Indirect Access Registers

The connection memories and data memories are accessible through the indirect access registers MACH, MAAL, MRDH, MRDL, MWDH and MWDL. An indirect access is actually started by writing register MACH (Memory Access Address/Code Register High). The code value inherent in this register defines, what action has to be performed. The low byte of the complete access address must be programmed to MAAL (Memory Access Address Register Low) before writing to MACH. If data are necessary to perform the access (e.g. in write operations), they have to be entered into MWDH (Memory Write Data Register High) and MWDL (Memory Write Data Register Low) before. In read accesses the corresponding registers MRDH (Memory Read Data Register High) and MRDL (Memory Read Data Register Low) contain the required information after the internal read process is completed.

Operational Description

Typical Write Operation:

- WR MWDL
- WR MWDH
- WR MAAL
- WR MACH

RD STAR; STAR:MAC = 0

Typical Read Operation:

- WR MAAL
- WR MACH
- RD MRDL
- RD MRDH

RD STAR; STAR:MAC = 0

3.4 Frame Evaluation

If the device is in synchronized state (STAR:PSS = 1) and for example the command “frame evaluation at FS5” (CMDR = 58_H) is programmed, the second following rising edge of FS5 is evaluated and creates the following result in register FERH:FERL (see also table 15):




Figure 8
Frame Evaluation

Note: The frame evaluation procedure gives (roughly) the number to be programmed in ICSR (after inversion of FER0): FEV 11..1 give the number of complete CLK periods; FEV 0 gives the sampling edge (falling / rising). Due to the internal delay in the MTSXL the sampling region and therefor the result in FEV 11..1 is shifted against CLK for a time “X” which is uncertain between 0 < X < 13 ns. If the rising edge of FS occurs in that uncertain region the value of FER 11..1 might vary ± 1 (FER 0 inverted before!).

3.5 Input Offset and Output Offset

Based on the results of the frame evaluation procedures the input offsets can be adjusted by programming ICSR 7..0 corresponding to inputs IN 7..0. If data oversampling is used, the values of ICSR 7..0 can be adjusted within some limits during operation without producing bit errors:

- clockrate = 2 × datarate
possible adjustment is one half clock period forward or backward.
- clockrate = 4 × datarate
possible adjustment is one clock period backward or two clock periods forward.




Figure 9
Input Timing