



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

QuadLIU™

Quad E1/T1/J1 Line Interface Component for
Long- and Short-Haul Applications

PEF 22504 E, PEF 22504 HT, Version 2.1

Communications



Never stop thinking

Edition 2006-01-25

**Published by Infineon Technologies AG,
81726 München, Germany**

**© Infineon Technologies AG 2006.
All Rights Reserved.**

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

PEF 22504 E, Quad E1/T1/J1 Line Interface Component for Long- and Short-Haul Applications**Revision History:** 2006-01-25, Rev. 1.3**Previous Version:** Preliminary Data Sheet 2005-11-07

Chapter, Table	Subjects (major changes since last revision)
Chapter 2.3 , Chapter 5	The QuadLIU™ is now available in PG-TQFP-144-17 package also

Trademarks

ABM®, ACE®, AOP®, ARCOFI®, ASM®, ASP®, DigiTape®, DuSLIC®, EPIC®, ELIC®, FALC®, GEMINAX®, IDEC®, INCA®, IOM®, IPAT®-2, ISAC®, ITAC®, IWE®, IWORX®, MUSAC®, MuSLIC®, OCTAT®, OptiPort®, POTSWire®, QUAT®, QuadFALC®, SCOUT®, SICAT®, SICOFI®, SIDEK®, SLICOFI®, SMINT®, SOCRATES®, VINETIC®, 10BaseV®, 10BaseVX® are registered trademarks of Infineon Technologies AG. 10BaseS™, EasyPort™, VDSLite™ are trademarks of Infineon Technologies AG. Microsoft® is a registered trademark of Microsoft Corporation, Linux® of Linus Torvalds, Visio® of Visio Corporation, and FrameMaker® of Adobe Systems Incorporated.

Table of Contents

Preface	11
1 Introduction	12
1.1 Features	13
1.2 Logic Symbol	15
1.3 Typical Applications	16
2 Pin Descriptions	17
2.1 Ball Diagram P/PG-LBGA-160-1 (top view)	17
2.2 Ball Diagram P/PG-LBGA-160-1 (bottom view)	17
2.3 Pin Diagram P-TQFP-144	19
2.4 Pin Definitions and Functions	20
2.5 Pin Strapping	64
3 Functional Description	65
3.1 Hardware	65
3.2 Software	66
3.3 Functional Overview	66
3.4 Block Diagram	67
3.5 Functional Blocks	67
3.5.1 Asynchronous Micro Controller Interface (Intel or Motorola mode)	67
3.5.1.1 Mixed Byte/Word Access	68
3.5.2 Serial Micro Controller Interfaces	69
3.5.2.1 SCI Interface	69
3.5.2.2 SPI Interface	73
3.5.3 Interrupt Interface	74
3.5.4 Boundary Scan Interface	76
3.5.5 Master Clocking Unit	78
3.5.5.1 PLL (Reset and Configuring)	79
3.6 Line Coding and Framer Interface Modes	80
3.6.1 Bipolar Violation Detection	81
3.7 Receive Path	83
3.7.1 Receive Line Interface	84
3.7.2 Receive Line Coding	84
3.7.3 Receive Line Interface	84
3.7.3.1 "Generic" Receiver Interface	85
3.7.3.2 Receive Line Monitoring Mode (RLM)	86
3.7.3.3 Monitoring Application using RLM	86
3.7.3.4 Redundancy Application using RLM	87
3.7.3.5 General Redundancy Applications	89
3.7.4 Loss-of-Signal Detection	91
3.7.5 Receive Equalization Network	92
3.7.6 Receive Line Attenuation Indication	92
3.7.7 Receive Clock and Data Recovery	92
3.7.8 Receive Jitter Attenuator	92
3.7.8.1 Receive Jitter Attenuation Performance	95
3.7.8.2 Jitter Tolerance (E1)	96
3.7.8.3 Output Jitter	98
3.7.8.4 Output Wander	98
3.7.9 Dual Receive Elastic Buffer	99
3.8 Additional Receiver Functions	100
3.8.1 Error Monitoring and Alarm Handling	100
3.8.2 Automatic Modes	101
3.8.3 Error Counter	101
3.8.4 One-Second Timer	101

Table of Contents

3.9	Transmit Path	102
3.9.1	Transmit Line Interface	102
3.9.2	Transmit Clock TCLK	103
3.9.3	Automatic Transmit Clock Switching	103
3.9.4	Transmit Jitter Attenuator	104
3.9.5	Dual Transmit Elastic Buffer	105
3.9.6	Programmable Pulse Shaper and Line Build-Out	105
3.9.6.1	QuadFALC™ V2.1 Compatible Programming with XPM(2:0) Registers	106
3.9.6.2	Programming with TXP(16:1) Registers	107
3.9.7	Transmit Line Monitor	108
3.10	Framer Interface	109
3.11	Test Functions	110
3.11.1	Pseudo-Random Binary Sequence Generation and Monitor	110
3.11.2	In-Band Loop Generation, Detection and Loop Switching	111
3.11.3	Remote Loop	112
3.11.4	Local Loop	113
3.11.5	Payload Loop-Back	113
3.11.6	Alarm Simulation	114
3.12	Multi Function Ports	114
4	Register Description	116
4.1	Detailed Control Register Description	116
4.1.1	Control Registers	120
4.2	Detailed Status Register Description	191
4.2.1	Status Registers	194
5	Package Outlines	220
6	Electrical Characteristics	222
6.1	AC Characteristics	226
6.1.1	Master Clock Timing	226
6.1.2	JTAG Boundary Scan Interface	226
6.1.3	Reset	227
6.1.4	Asynchronous Microprocessor Interface	228
6.1.4.1	Intel Bus Interface Mode	228
6.1.4.2	Motorola Bus Interface Mode	230
6.1.4.3	SCI Interface	232
6.1.4.4	SPI Interface	233
6.1.5	Digital Interface (Framer Interface)	233
6.1.6	Pulse Templates - Transmitter	236
6.1.6.1	Pulse Template E1	236
6.1.6.2	Pulse Template T1	237
6.2	Capacitances	239
6.3	Package Characteristics	239
6.4	Test Configuration	240
6.4.1	AC Tests	240
6.4.2	Power Supply Test	240
7	Operational Description	243
7.1	Operational Overview	243
7.2	Device Reset	243
7.3	Device Initialization	244
7.4	Device Configuration in E1 Mode	244
7.5	Device Configuration in T1/J1 Mode	245
7.6	Device Configuration for Digital Clock Interface Mode (DCIM)	248

Table of Contents

8	Appendix	249
8.1	Protection Circuitry	249
8.2	Application Notes	249
8.3	Software Support	249
	Terminology	252

List of Figures

Figure 1	Logic Symbol	15
Figure 2	Typical Multiple Link Application	16
Figure 3	Typical Multiple Repeater Application between line #1 and Line #2.	16
Figure 4	Top View of the Pin Configuration (Ball Layout) P/PG-LBGA-160-1	17
Figure 5	Bottom View of the Pin Configuration (Ball Layout) P/PG-LBGA-160-1	18
Figure 6	Pin Configuration P-TQFP-144-8	19
Figure 7	Single Voltage Supply.	65
Figure 8	Dual Voltage Supply	66
Figure 9	Block Diagram	67
Figure 10	SCI Interface Application with Point To Point Connections	70
Figure 11	SCI Interface Application with Multipoint To Multipoint Connection	70
Figure 12	SCI Message Structure of QuadLIU™	71
Figure 13	Frame Structure of QuadLIU™ SCI Messages	72
Figure 14	Principle of Building Addresses and RSTA bytes in the SCI ACK Message of the QuadLIU™	72
Figure 15	Read Status Byte (RSTA) byte of the SCI Acknowledge (ACK)	73
Figure 16	SPI Read Operation	74
Figure 17	SPI Write Operation	74
Figure 18	Interrupt Status Registers	75
Figure 19	Block Diagram of Test Access Port and Boundary Scan	77
Figure 20	Flexible Master Clock Unit	79
Figure 21	Behaviour of Bipolar Violation Detection	82
Figure 22	Receive System of one Channel	83
Figure 23	Recovered and Receive Clock Selection	84
Figure 24	General Receiver Configuration with Integrated Resistor and Analog Switches for Receive Impedance Matching	85
Figure 25	Principle of Receive Line Monitoring RLM (shown for one line)	86
Figure 26	Monitoring Application using RLM (shown for one line)	87
Figure 27	Redundancy Application using RLM (shown for one line)	89
Figure 28	General Redundancy Application (shown for one line)	90
Figure 29	Principle of Configuring the DCO-R and DCO-X Corner Frequencies	94
Figure 30	Jitter Attenuation Performance (E1)	96
Figure 31	Jitter Attenuation Performance (T1/J1)	96
Figure 32	Jitter Tolerance (E1)	97
Figure 33	Jitter Tolerance (T1/J1)	97
Figure 34	Output Wander	98
Figure 35	The Receive Elastic Buffer as Circularly Organized Memory	100
Figure 36	Transmit System of one Channel	102
Figure 37	Transmit Line Interface	103
Figure 38	Clocking and Data in Remote Loop Configuration	105
Figure 39	Measurement Configuration for E1 Transmit Pulse Template	106
Figure 40	Measurement Configuration for T1/J1 Transmit Pulse Template	106
Figure 41	Transmit Line Monitor Configuration	108
Figure 42	Framer Interface (shown for one channel)	109
Figure 43	Remote Loop	112
Figure 44	Local Loop	113
Figure 45	Payload Loop	114
Figure 46	P/PG-LBGA-160-1 (Plastic Green Low Profile Ball Grid Array Package)	220
Figure 47	PG-TQFP-144-17 (Plastic Thin Quad Flat Package)	221
Figure 48	MCLK Timing	226
Figure 49	JTAG Boundary Scan Timing	227
Figure 50	Reset Timing	227
Figure 51	Intel Non-Multiplexed Address Timing	228
Figure 52	Intel Multiplexed Address Timing	228

List of Figures

Figure 53	Intel Read Cycle Timing	229
Figure 54	Intel Write Cycle Timing	229
Figure 55	Motorola Read Cycle Timing	230
Figure 56	Motorola Write Cycle Timing.	231
Figure 57	SCI Interface Timing.	232
Figure 58	SPI Interface Timing.	233
Figure 59	FCLKX Output Timing.	234
Figure 60	FCLKR Output Timing	234
Figure 61	SYNC Timing	235
Figure 62	FSC Timing.	235
Figure 63	E1 Pulse Shape at Transmitter Output.	237
Figure 64	T1 Pulse Shape at the Cross Connect Point	237
Figure 65	Thermal Behavior of Package	239
Figure 66	Input/Output Waveforms for AC Testing.	240
Figure 67	Device Configuration for Power Supply Testing.	241
Figure 68	Protection Circuitry Examples (shown for one channel)	249
Figure 69	Screen Shot of the “Master Clock Frequency Calculator”	250
Figure 70	Screen Shot of the “External Line Frontend Calculator”	251

List of Tables

Table 1	I/O Signals for P/PG-LBGA-160-1	20
Table 2	I/O Signals for P-TQFP-144-8	36
Table 3	Overview about the Pin Strapping	64
Table 4	Data Bus Access (16-Bit Intel Mode)	68
Table 5	Data Bus Access (16-Bit Motorola Mode)	68
Table 6	Selectable asynchronous Bus and Microprocessor Interface Configuration	68
Table 7	Read Status Byte (RSTA) Byte of the SCI Acknowledge (ACK)	73
Table 8	Definition of Control Bits in Commands (CMD)	73
Table 9	SCI Configuration Register Content	73
Table 10	Interrupt Modes	76
Table 11	TAP Controller Instruction Codes	78
Table 12	Conditions for a PLL Reset	80
Table 13	Line Coding and Framer Interface Modes	80
Table 14	Controlling of the Receive Interface Switches	85
Table 15	Generic Receiver Configuration Example	86
Table 16	External Component Recommendations for Monitoring Applications using RLM	87
Table 17	Tristate Configurations for the RDO, RSIG, SCLKR and RFM Pins	88
Table 18	Configuration for Redundancy Application using RLM, switching with only one board signal	89
Table 19	General (proposed) Configuration for Redundancy Applications, Switching with only one Board Signal	90
Table 20	Configuration for “non-generic” Redundancy Applications, Switching with only one Board Signal	91
Table 21	Configuration for “generic” Redundancy Applications, Switching with only one Board Signal	91
Table 22	Switching in “Generic” Redundancy Application	91
Table 23	Overview DCO-R (DCO-X) Programming	93
Table 24	Clocking Modes of DCO-R	95
Table 25	Output Jitter	98
Table 26	Receive (Transmit) Elastic Buffer Modes	99
Table 27	Summary of Alarm Detection and Release	100
Table 28	Recommended Transmitter Configuration Values	103
Table 29	Recommended Pulse Shaper Programming for T1/J1 with Registers XPM(2:0) (Compatible to QuadFALC V2.1)	106
Table 30	Recommended Pulse Shaper Programming for E1 with Registers XPM(2:0) (Compatible to QuadFALC V2.1)	107
Table 31	Recommended Pulse Shaper Programming for T1 with Registers TXP(16:1)	107
Table 32	Recommended Pulse Shaper Programming for E1 with registers TXP(16:1)	108
Table 33	Supported PRBS Polynomials	111
Table 34	Multi Function Port Selection	115
Table 35	Registers Overview	116
Table 36	Registers Access Types	119
Table 37	IMRn Overview	122
Table 38	Interrupt Mask Registers	122
Table 39	CCBn Overview	135
Table 40	Clear Channel Registers	135
Table 41	FLLB Constant Values (Case 1)	144
Table 42	FLLB Constant Values (Case 2)	144
Table 43	LLBP Constant Values (Case 1)	144
Table 44	LLBP Constant Values (Case 2)	144
Table 45	RPC1 Constant Values	160
Table 46	XPC1 Constant Values	161
Table 47	PCn Overview	162
Table 48	Port Configuration Registers	162
Table 49	Clock Mode Register Settings for E1 or T1/J1	174
Table 50	TXP Overview	182

List of Tables

Table 51	Registers Overview	191
Table 52	Registers Access Types	192
Table 53	Alarm Simulation States	200
Table 54	Absolute Maximum Ratings	222
Table 55	Operating Range	223
Table 56	DC Characteristics	223
Table 57	MCLK Timing Parameter Values	226
Table 58	JTAG Boundary Scan Timing Parameter Values	227
Table 59	Reset Timing Parameter Value	228
Table 60	Intel Bus Interface Timing Parameter Values	229
Table 61	Motorola Bus Interface Timing Parameter Values	231
Table 62	SCI Timing Parameter Values	232
Table 63	SPI Timing Parameter Values	233
Table 64	FCLKX Timing Parameter Values	234
Table 65	FCLKR Timing Parameter Values	235
Table 66	SYNC Timing Parameter Values	235
Table 67	FSC Timing Parameter Values	236
Table 68	T1 Pulse Template at Cross Connect Point (T1.102)	238
Table 69	Capacitances	239
Table 70	Package Characteristic Values	239
Table 71	AC Test Conditions	240
Table 72	Power Supply Test Conditions E1	241
Table 73	Power Supply Test Conditions T1/J1	241
Table 74	Initial Values after Reset	244
Table 75	Configuration Parameters (E1)	245
Table 76	Line Interface Configuration (E1)	245
Table 77	Configuration Parameters (T1/J1)	246
Table 78	Line Interface Configuration (T1/J1)	246
Table 79	Device Configuration for DCIM Mode	248

Preface

The QuadLIU™ is four channel E1/T1/J1 Line interface Component, it is designed to fulfill all required interfacing between four analog E1/T1/J1 lines and four digital framers.

The digital functions as well as the analog characteristics can be configured either via a flexible microprocessor interface, SPI interface or via a SCI interface.

Organization of this Document

This Data Sheet is organized as follows:

- **Chapter 1**, “Introduction”: Gives a general description of the product and its family, lists the key features, and presents some typical applications.
- **Chapter 2**, “Pin Descriptions”: Lists pin locations with associated signals, categorizes signals according to function, and describe signals.
- **Chapter 3**, “Functional Description”: Describes the functional blocks and principle operation modes, organized into separate sections for E1 and T1/J1 operation
- **Chapter 4**, “Registers”: Gives a detailed description of all implemented registers and how to use them in different applications/configurations.
- **Chapter 5**, “Package Outlines”: Shows the mechanical characteristics of the device packages.
- **Chapter 6**, “Electrical Characteristics”: Specifies maximum ratings, DC and AC characteristics.
- **Chapter 7**, “Operational Description”: Shows the operation modes and how they are to be initialized (separately for E1 and T1/J1).
- **Chapter 8**, “Appendix”: Gives an example for over voltage protection and information about application notes and tool support.

Related Documentation

This document refers to the following international standards (in alphabetical/numerical order):

ANSI/EIA-656	ITU-T G.703
ANSI T1.102	ITU-T G.736
ANSI T1.231	ITU-T G.737
ANSI T1.403	ITU-T G.738
AT&T PUB 43802	ITU-T G.739
AT&T PUB 54016	ITU-T G.733
AT&T PUB 62411	ITU-T G.775
ESD Ass. Standard EOS/ESD-5.1-1993	ITU-T G.823
ETSI ETS 300 011	ITU-T G.824
ETSI ETS 300 233	ITU-T I.431
ETSI TBR12	JT-G703
ETSI TBR13	JT-G704
FCC Part68	JT-G706
H.100	JT-G33
H-MVIP	JT-I431
IEEE 1149.1	MIL-Std. 883D
TR-TSY-000009	UL 1459
TR-TSY-000253	
TR-TSY-000499	

1 Introduction

The QuadLIU™ is the latest addition to Infineon's family of sophisticated E1/T1/J1 Line interface Components. This monolithic four channel device is designed to fulfill all required interfacing between four analog E1/T1/J1 lines and four digital framer interfaces for world market telecommunication systems.

The device is supplied in P/PG-LBGA-160-1 package (P/PG-LBGA-160-1 is RoHS compliant) and in a PG-TQFP-144-17 package, and is designed to minimize the number of external components required, so reducing system costs and board space.

Due to its multitude of implemented functions, it fits to a wide range of networking applications and fulfills the according international standards.

Crystal-less jitter attenuation with only one master clock source reduces the amount of required external components.

Equipped with a flexible microprocessor interface, a SCI and a SPI interface, it connects to various control processor environment. A standard boundary scan interface is provided to support board level testing. LBGA device packaging, minimum number of external components and low power consumption lead to reduced overall system costs.

The QuadLIU™ is not hardware and software compatible to older versions!

Other members of the FALC® family are the OctalLIU™ supporting eight line interface components on a single chip, the OctalFALC™ and the QuadFALC® E1/T1/J1 Framer And Line interface Components for long-haul and short-haul applications, supporting 8 or 4 channels on a single chip respectively.

Quad E1/T1/J1 Line Interface Component for Long- and Short-Haul Applications QuadLIU™



PEF 22504 E

Version 2.1

1.1 Features

Line Interface

- High-density, generic interface for all E1/T1/J1 applications
- Four Analog receive and transmit circuits for long-haul and short-haul applications
- E1 or T1/J1 mode selectable
- Data and clock recovery using an integrated digital phase-locked loop
- Clock generator for jitter-free transmit clocks per channel
- Jitter specifications of ITU-T I.431, G.703, G.736 (E1), G.823 (E1) and AT&T TR62411 (T1/J1) and PUB 62411 are met
- Maximum line attenuation up to -43 dB at 1024 kHz (E1) and up to -36 dB at 772 kHz (T1/J1)
- Flexible programmable transmit pulse shapes for E1 and T1/J1 pulse masks
- Programmable line build-out for CSU signals according to ANSI T1.403 and FCC68: 0 dB, -7.5 dB, -15 dB, -22.5 dB (T1/J1)
- Programmable low transmitter output impedances for high transmit return loss and generic E1/T1/J1 applications
- Tristate function of the analog transmit line outputs
- Transmit line monitor protecting the device from damage
- Flexible tristate functions of the digital receive outputs
- Receive line monitor mode
- Integrated switchtable 300 Ω receive resistors for generic E1/T1/J1 applications to meet termination resistance 75/120 Ω for E1, 100 Ω for T1 and 110 Ω for J1
- Integrated multi purpose analog switch at line receive interface to support generic redundancy applications (only supported in P/PG-LBGA-160-1 package)
- Crystal-less wander and jitter attenuation/compensation according to TR 62411, ETS-TBR 12/13, PUB 62411
- Common master clock reference for E1 and T1/J1 with any frequency within 1.02 and 20 MHz
- Power-down function
- Support of automatic protection switching
- Dual-rail or single-rail digital inputs and outputs
- Unipolar CMI for interfacing fiber-optical transmission routes
- Selectable line codes (E1: HDB3, AMI/T1: B8ZS, AMI with ZCS)
- Loss-of-signal indication with programmable thresholds according to ITU-T G.775, ETS300233 (E1) and ANSI T1.403 (T1/J1)
- Optional data stream muting upon LOS detection
- Programmable receive slicer threshold



Type	Package
PEF 22504 HT	PG-TQFP-144-17
PEF 22504 E	P/PG-LBGA-160-1

Introduction

- Local loop, digital loop and remote loop for diagnostic purposes. Automatic remote loop switching is possible with In-Band and Out-Band loop codes
- Low power device, two power supply voltages 1.8 V and 3.3 V or a single supply of 3.3 V
- Alarm and performance monitoring per second 16-bit counter for code violations, PRBS bit errors
- Insertion and extraction of alarm indication signals (AIS)
- Single-bit defect insertion
- Flexible clock frequency for receiver and transmitter
- Dual elastic stores for both, receive and transmit route clock wander and jitter compensation; controlled slip capability and slip indication
- Programmable elastic buffer size: 2 frames/1 frame/short buffer/bypass
- Programmable In-band loop code detection and generation (TR62411)
- Local loop back, payload loop back and remote loop back capabilities (TR54016)
- Flexible pseudo-random binary sequence generator and monitor

Microprocessor Interfaces

- Asynchronous 8/16-bit microprocessor bus interface (Intel or Motorola type selectable)
- SPI bus interface
- SCI bus interface
- All registers directly accessible
- Multiplexed and non-multiplexed address bus operations on asynchronous 8/16-bit microprocessor bus interface
- Hard/software reset options
- Extended interrupt capabilities
- One-second timer (internal or external timing reference)

General

- Boundary scan standard IEEE 1149.1
- PG-TQFP-144-17P-BGA-160-1 package
- Temperature range from -40 to +85 °C
- 1.8 V and 3.3 V power supply or single 3.3 V power supply
- Typical power consumption 140 mW per channel

Applications

- Wireless base stations
- E1/T1/J1 ATM gateways, multiplexer
- E1/T1/J1 Channel & Data Service Units (CSU, DSU)
- E1/T1/J1 Internet access equipment
- LAN/WAN router
- ISDN PRI, PABX
- Digital Access Crossconnect Systems (DACS)
- SONET/SDH add/drop multiplexer

1.2 Logic Symbol




Figure 1 Logic Symbol

1.3 Typical Applications

Figure 2 shows a multiple link application, **Figure 3** a repeater application using the QuadLIU™.




Figure 2 Typical Multiple Link Application




Figure 3 Typical Multiple Repeater Application between line #1 and Line #2

2 Pin Descriptions

In this chapter the function and placement of all pins are described.

2.1 Ball Diagram P/PG-LBGA-160-1 (top view)

Figure 4 shows the ball layout of the QuadLIU™ in a P/PG-LBGA-160-1 package.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	●	XL1_2	XL2_2	VDDR	VSSR	RL1_2	RL2_2	RL2_1	RL1_1	VSSR	VDDR	XL2_1	XL1_1	
B	VSSX (RLAS22)	VSSX	XDI1	MCLK	XPC2	TRS	XPD2	VDD	XPA1	VDDP	XPB1	D15	VSSX	VSSX (RLAS21)
C	VDDX	VDDX	FCLKX ₁	TCK	VSSP	VDDP	XPA2	XPB2	XPC1	VDDC	TDO	D14	VDDX	VDDX
D	RPC1	RPA1	RPB1	RPD1	TMS	VSEL	RCLK2	VSS	XPD1	RCLK1	TDI	D12	D13	D11
E	RDO1	FCLKR ₁	VDD	VDD							VSS	VDD	VDD	D10
F	RDO2	VSS	FCLKR ₂	RPA2							D9	D7	D8	D6
G	RPC2	RPB2	FCLKX ₂	RPD2							D5	READY /DTACK (VDD)	D4	D3
H	XDI3	FCLKX ₃	XDI2	RPA3							D2	READY EN (VSS)	D0	D1
J	RPB3	RPD3	RPC3	FCLKR ₃							BHE/ BLE	CS	WR/ RW	RD/DS
K	RDO3	IM1 (VSS)	VDD	RDO4							A9	A8	A6	A7
L	FCLKR ₄	RPB4	RPA4	DBW	RCLK3	XPA3	XPD3	XPB4	ALE	SEC/ FSC	A5	A3	A2	A4
M	VDDX	VDDX	RPC4	INT	RES	FCLKX ₄	VDD	VDD	XPD4	VDDC	IM	A1	VDDX	VDDX
N	VSSX (RLAS23)	VSSX	RPD4	XDI4	XPC3	SYNC	XPB3	XPA4	RCLK4	VSS	XPC4	A0	VSSX	VSSX (RLAS24)
P		XL1_3	XL2_3	VDDR	VSSR	RL1_3	RL2_3	RL2_4	RL1_4	VSSR	VDDR	XL2_4	XL1_4	

QJU_F0213_2

Figure 4 Top View of the Pin Configuration (Ball Layout) P/PG-LBGA-160-1

2.2 Ball Diagram P/PG-LBGA-160-1 (bottom view)

Figure 4 shows the ball layout of the QuadLIU™ in a P/PG-LBGA-160-1 package.

Pin Descriptions

	14	13	12	11	10	9	8	7	6	5	4	3	2	1
A		XL1_1	XL2_1	VDDR	VSSR	RL1_1	RL2_1	RL2_2	RL1_2	VSSR	VDDR	XL2_2	XL1_2	●
B	VSSX (RLAS21)	VSSX	D15	XPB1	VDDP	XPA1	VDD	XPD2	TRS	XPC2	MCLK	XDI1	VSSX	VSSX (RLAS22)
C	VDDX	VDDX	D14	TDO	VDDC	XPC1	XPB2	XPA2	VDDP	VSSP	TCK	FCLKX 1	VDDX	VDDX
D	D11	D13	D12	TDI	RCLK1	XPD1	VSS	RCLK2	VSEL	TMS	RPD1	RPB1	RPA1	RPC1
E	D10	VDD	VDD	VSS							VDD	VDD	FCLKR 1	RDO1
F	D6	D8	D7	D9							RPA2	FCLKR 2	VSS	RDO2
G	D3	D4	READY/ DTACK (VDD)	D5			VSS	VSS			RPD2	FCLKX 2	RPB2	RPC2
H	D1	D0	READY/ EN (VSS)	D2			VSS	VSS			RPA3	XDI2	FCLKX 3	XDI3
J	RD/DS	WR/ RW	CS	BHE/ BLE							FCLKR 3	RPC3	RPD3	RPB3
K	A7	A6	A8	A9							RDO4	VDD	IM1 (VSS)	RDO3
L	A4	A2	A3	A5	SEC/ FSC	ALE	XPB4	XPD3	XPA3	RCLK3	DBW	RPA4	RPB4	FCLKR 4
M	VDDX	VDDX	A1	IM	VDDC	XPD4	VDD	VDD	FCLKX 4	RES	INT	RPC4	VDDX	VDDX
N	VSSX (RLAS24)	VSSX	A0	XPC4	VSS	RCLK4	XPA4	XPB3	SYNC	XPC3	XDI4	RPD4	VSSX	VSSX (RLAS23)
P	XL1_4	XL2_4	VDDR	VSSR	RL1_4	RL2_4	RL2_3	RL1_3	VSSR	VDDR	XL2_3	XL1_3		

QLIU_F0213_3

Figure 5 Bottom View of the Pin Configuration (Ball Layout) P/PG-LBGA-160-1

2.3 Pin Diagram P-TQFP-144

Figure 6 shows the pin diagram of the QuadLIU™.




Figure 6 Pin Configuration P-TQFP-144-8

2.4 Pin Definitions and Functions

The following table describes all pins and their functions:

Table 1 I/O Signals for P/PG-LBGA-160-1

Pin No.	Name	Pin Type	Buffer Type	Function
Operation Mode Selection and Device Initialization				
M5	$\overline{\text{RES}}$	I	PU	Hardware Reset Active low
K2	IM1	I	PD	Interface Mode Selection
M11	IM0	I	PU	'00 _B ': Asynchronous Intel Bus Mode. '01 _B ': Asynchronous Motorola Bus Mode '10 _B ': SPI Bus Slave Mode. '11 _B ': SCI Bus Slave Mode
Asynchronous and Serial Micro Controller Interfaces				
K11	A9	I	PU	Address Bus Line 9 (MSB)
K12	A8	I	PU	Address Bus Line 8
K14	A7	I	PU	Address Bus Line 7
K13	A6	I	PU	Address Bus Line 6
L11	A5	I	PU	Address Bus Line 5
	A5	I	PU	SCI source address bit 5 (MSB) Only used if SCI interface mode is selected by IM(1:0) = '11b'.
L14	A4	I	PU	Address Bus Line 4
	A4	I	PU	SCI source address bit 4 Only used if SCI interface mode is selected by IM(1:0) = '11b'.
L12	A3	I	PU	Address Bus Line 3
	A3	I	PU	SCI source address bit 3 Only used if SCI interface mode is selected by IM(1:0) = '11b'.
L13	A2	I	PU	Address Bus Line 2
	A2	I	PU	SCI source address bit 2 Only used if SCI interface mode is selected by IM(1:0) = '11b'.
M12	A1	I	PU	Address Bus Line 1
	A1	I	PU	SCI source address bit 1 Only used if SCI interface mode is selected by IM(1:0) = '11b'.
N12	A0	I	PU	Address Bus Line 0
	A0	I	PU	SCI source address bit 0 (LSB) Only used if SCI interface mode is selected by IM(1:0) = '11b'.
B12	D15	IO	PU	Data Bus Line 15
	PLL10	I	PU	PLL programming bit 10 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.

Pin Descriptions
Table 1 I/O Signals (cont'd)for P/PG-LBGA-160-1

Pin No.	Name	Pin Type	Buffer Type	Function
C12	D14	IO	PU	Data Bus Line 14
	PLL9	I	PU	PLL programming bit 9 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
D13	D13	IO	PU	Data Bus Line 13
	PLL8	I	PU	PLL programming bit 8 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
D12	D12	IO	PU	Data Bus Line 12
	PLL7	I	PU	PLL programming bit 7 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
D14	D11	IO	PU	Data Bus Line 11
	PLL6	I	PU	PLL programming bit 6 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
E14	D10	IO	PU	Data Bus Line 10
	PLL5	I	PU	PLL programming bit 5 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
F11	D9	IO	PU	Data Bus Line 9
	PLL4	I	PU	PLL programming bit 4 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
F13	D8	IO	PU	Data Bus Line 8
	PLL3	I	PU	PLL programming bit 3 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
F12	D7	IO	PU	Data Bus Line 7
	PLL2	I	PU	PLL programming bit 2 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
F14	D6	IO	PU	Data Bus Line 6
	PLL1	I	PU	PLL programming bit 1 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
G11	D5	IO	PU	Data Bus Line 5
	PLL0	I	PU	PLL programming bit 0 Only used if SCI or SPI interface mode is selected by IM(1:0) = '1Xb'.
G13	D4	IO	PU	Data Bus Line 4
G14	D3	IO	PU	Data Bus Line 3

Pin Descriptions
Table 1 I/O Signals (cont'd)for P/PG-LBGA-160-1

Pin No.	Name	Pin Type	Buffer Type	Function
H11	D2	IO	PU	Data Bus Line 2
	SCI_CLK	I	-	SCI Bus Clock Only used if SCI interface mode is selected by IM(1:0) = '11b'.
	SCLK	I	-	SPI Bus Clock Only used if SPI interface mode is selected by IM(1:0) = '10b'.
H14	D1	IO	PU	Data Bus Line 1
	SCI_RXD	I	PU	SCI Bus Serial Data In Only used if SCI interface mode is selected by IM(1:0) = '11b'.
	SDI	I	PU	SPI Serial Data In Only used if SPI interface mode is selected by IM(1:0) = '10b'.
H13	D0	IO	PU	Data Bus Line 0
	SCI_TXD	I	PP or oD	SCI Bus Serial Data Out Only used if SCI interface mode is selected by IM(1:0) = '11b'.
	SDO	I	PU	SPI Bus Serial Data Out Only used if SPI interface mode is selected by IM(1:0) = '10b'.
L9	ALE	I	PU	Address Latch Enable A high on this line indicates an address on an external multiplexed address/data bus. The address information provided on lines A(10:0) is internally latched with the falling edge of ALE. This function allows the QuadLIU™ to be connected to a multiplexed address/data bus without the need for external latches. In this case, pins A(7:0) must be connected to the data bus pins externally. In case of demultiplexed mode this pin can be connected directly to VDD or can be left open.
J14	\overline{RD}	I	PU	Read Enable Intel bus mode. This signal indicates a read operation. When the QuadLIU™ is selected via CS, the RD signal enables the bus drivers to output data from an internal register addressed by A(10:0) to the Data Bus.
	\overline{DS}	I	PU	Data Strobe Motorola bus mode. This pin serves as input to control read/write operations.

Pin Descriptions
Table 1 I/O Signals (cont'd)for P/PG-LBGA-160-1

Pin No.	Name	Pin Type	Buffer Type	Function
J13	<u>WR</u>	I	PU	Write Enable Intel bus mode. This signal indicates a write operation. When CS is active the QuadLIU™ loads an internal register with data provided on the data bus.
	<u>RW</u>	I	PU	Read/Write Select Motorola bus mode. This signal distinguishes between read and write operation.
L4	DBW	I	PU	Data Bus Width select Bus interface mode A low signal on this input selects the 8-bit bus interface mode. A high signal on this input selects the 16-bit bus interface mode. In this case word transfer to/from the internal registers is enabled. Byte transfers are implemented by using A0 and <u>BHE/BLE</u> .
J11	<u>BHE</u>	I	PU	Bus High Enable Intel bus mode. If 16-bit bus interface mode is enabled, this signal indicates a data transfer on the upper byte of the data bus D(15:8). In 8-bit bus interface mode this signal has no function and should be tied to VDD or left open.
	<u>BLE</u>	I	PU	Bus Low Enable Motorola bus mode. If 16-bit bus interface mode is enabled, this signal indicates a data transfer on the lower byte of the data bus D(7:0). In 8-bit bus interface mode this signal has no function and should be tied to VDD or left open.
J12	<u>CS</u>	I	PU	Chip Select Low active chip select.
M4	INT	O	-	Interrupt Request Interrupt request. INT serves as general interrupt request for all interrupt sources. These interrupt sources can be masked via registers IMR(7:0). Interrupt status is reported via registers GIS (Global Interrupt Status) and ISR(7:0). Output characteristics (push-pull active low/high, open drain) are determined by programming register IPC.

Pin Descriptions
Table 1 I/O Signals (cont'd)for P/PG-LBGA-160-1

Pin No.	Name	Pin Type	Buffer Type	Function
G12	READY	O	oD (PU)	<p>Data Ready oD output only if activated by READY_EN = 1_B and if Intel bus mode is selected. If not activated (READY_EN = 0_B) the pull-up resistor is active. Asynchronous handshake signal to indicate successful read or write cycle.</p>
	DTACK	O	oD (PU)	<p>Data Acknowledge oD output only if activated by READY_EN = 1_B and if motorola bus mode is selected. If not activated (READY_EN = 0_B) the pull-up resistor is active. Asynchronous handshake signal to indicate successful read or write cycle.</p>
H12	READY_EN	I	PD	<p>Ready Enable Activates the oD functionality of READY/ DTACK. 0_B: READY/ DTACK is not activated (only pull-up resistor is active). Pin READY/ DTACK can be connected to VDD. 1_B: READY/ DTACK is an active oD output</p>

Separate Analog Switches (only supported in BGA package)

B14	RLAS21	IO (analog)	–	Analog Switch Connector port 1 Can be connected to VSSX if analog switch is not used (HW compatibel to QuadFALC® v2.1)
B1	RLAS22	IO (analog)	–	Analog Switch Connector port 2 Can be connected to VSSX if analog switch is not used (HW compatibel to QuadFALC® v2.1)
N1	RLAS23	IO (analog)	–	Analog Switch Connector port 3 Can be connected to VSSX if analog switch is not used (HW compatibel to QuadFALC® v2.1)
N14	RLAS24	IO (analog)	–	Analog Switch Connector port 4 Can be connected to VSSX if analog switch is not used (HW compatibel to QuadFALC® v2.1)

Line Interface Receiver

A9	RL1.1	I (analog)	–	Line Receiver input 1, port 1 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
	ROID1	I	–	Receive Optical Interface Data, port 1 Unipolar data received from a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1). If CMI coding is selected (MR0.RC(1:0) = '01 _b ' and LIM0.DRS = '1'), an internal DPLL recovers clock an data; no clock signal on RCLKI2 is required.
A8	RL2.1	I (analog)	–	Line Receiver input 2, port 1 Analog input from the external transformer. Selected if LIM1.DRS is cleared.

Pin Descriptions
Table 1 I/O Signals (cont'd)for P/PG-LBGA-160-1

Pin No.	Name	Pin Type	Buffer Type	Function
A6	RL1.2	I (analog)	–	Line Receiver input 1, port 1 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
	ROID2	I	–	Receive Optical Interface Data, port 2 Unipolar data received from a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1). If CMI coding is selected (MR0.RC(1:0) = '01 _b ' and LIM0.DRS = '1'), an internal DPLL recovers clock an data; no clock signal on RCLKI2 is required.
A7	RL2.2	I (analog)	–	Line Receiver input 2, port 2 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
P6	RL1.3	I (analog)	–	Line Receiver input 1, port 3 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
	ROID3	I	–	Receive Optical Interface Data, port 3 Unipolar data received from a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1). If CMI coding is selected (MR0.RC(1:0) = '01 _b ' and LIM0.DRS = '1'), an internal DPLL recovers clock an data; no clock signal on RCLKI2 is required.
P7	RL2.3	I (analog)	–	Line Receiver input 2, port 3 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
P9	RL1.4	I (analog)	–	Line Receiver input 1, port 4 Analog input from the external transformer. Selected if LIM1.DRS is cleared.
	ROID4	I	–	Receive Optical Interface Data, port 4 Unipolar data received from a fiber-optical interface with 2048 kbit/s (E1) or 1544 kbit/s (T1/J1). If CMI coding is selected (MR0.RC(1:0) = '01 _b ' and LIM0.DRS = '1'), an internal DPLL recovers clock an data; no clock signal on RCLKI2 is required.
P8	RL2.4	I (analog)	–	Line Receiver input 2, port 4 Analog input from the external transformer. Selected if LIM1.DRS is cleared.