



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us


Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







DFE-Q V2.1  
Quad ISDN 2B1Q  
Echocanceller Digital  
Front End  
PEF 24911 Version 2.1

Wired  
Communications



Never stop thinking.

**Edition 2001-07-16**

**Published by Infineon Technologies AG,  
St.-Martin-Strasse 53,  
D-81541 München, Germany**

**© Infineon Technologies AG 7/16/01.  
All Rights Reserved.**

**Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

**Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

**Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

DFE-Q V2.1

Quad ISDN 2B1Q

Echocanceller Digital  
Front End

PEF 24911 Version 2.1

Wired  
Communications



Never stop thinking.





| <b>Table of Contents</b> |   | <b>Page</b> |
|--------------------------|---|-------------|
| <b>1</b>                 | <b>Introduction</b> .....                           | <b>1</b>    |
| 1.1                      | Features .....                                      | 2           |
| 1.2                      | Logic Symbol .....                                  | 4           |
| 1.3                      | System Integration .....                            | 5           |
| 1.4                      | Operational Overview .....                          | 9           |
| <b>2</b>                 | <b>Pin Descriptions</b> .....                       | <b>11</b>   |
| 2.1                      | Pin Diagram .....                                   | 11          |
| 2.2                      | Pin Definitions and Functions .....                 | 12          |
| 2.3                      | Pinning Changes from DFE-Q V1.3 to DFE-Q V2.1 ..... | 19          |
| <b>3</b>                 | <b>Functional Description</b> .....                 | <b>20</b>   |
| 3.1                      | Functional Overview .....                           | 20          |
| 3.2                      | IOM®-2 Interface .....                              | 21          |
| 3.2.1                    | IOM®-2 Interface Frame Structure .....              | 22          |
| 3.2.2                    | Superframe Marker Function .....                    | 23          |
| 3.2.3                    | IOM®-2 Command/ Indicate Channel .....              | 24          |
| 3.2.4                    | IOM®-2 Monitor Channel .....                        | 24          |
| 3.2.5                    | MON-12 Protocol .....                               | 28          |
| 3.3                      | Interface to the Analog Front End .....             | 30          |
| 3.4                      | General Purpose I/Os .....                          | 33          |
| 3.5                      | Clock Generation .....                              | 34          |
| 3.6                      | U-Transceiver Functions .....                       | 34          |
| 3.7                      | 2B1Q Frame Structure .....                          | 34          |
| 3.8                      | Maintenance Channel .....                           | 36          |
| 3.8.1                    | M4 Bit Reporting to State Machine .....             | 41          |
| 3.8.2                    | M4, M5, M6 Bit Control Mechanisms .....             | 43          |
| 3.8.3                    | Start of Maintenance Bit Evaluation .....           | 45          |
| 3.9                      | Embedded Operations Channel (EOC) .....             | 46          |
| 3.10                     | EOC Processor .....                                 | 47          |
| 3.11                     | Cyclic Redundancy Check .....                       | 50          |
| 3.12                     | Scrambling/ Descrambling .....                      | 52          |
| 3.13                     | Encoding/ Decoding (2B1Q) .....                     | 53          |
| 3.14                     | C/I Codes (2B1Q) .....                              | 54          |
| 3.15                     | State Machine Notation .....                        | 55          |
| 3.16                     | LT Mode State Diagram .....                         | 57          |
| 3.16.1                   | Inputs to the U-Transceiver in LT-Mode .....        | 58          |
| 3.16.2                   | Outputs of the U-Transceiver in LT-Mode .....       | 62          |
| 3.16.3                   | LT-States .....                                     | 64          |
| <b>4</b>                 | <b>Operational Description</b> .....                | <b>69</b>   |
| 4.1                      | Reset .....   | 69          |
| 4.2                      | Power Down .....                                    | 69          |
| 4.3                      | Layer 1 Activation/ Deactivation Procedures .....   | 71          |

| <b>Table of Contents</b> |   | <b>Page</b> |
|--------------------------|---|-------------|
| 4.3.1                    | Complete Activation Initiated by LT .....                         | 73          |
| 4.3.2                    | Activation with ACT-Bit Status Ignored by the Exchange Side ..... | 74          |
| 4.3.3                    | Complete Activation Initiated by TE .....                         | 77          |
| 4.3.4                    | Complete Deactivation .....                                       | 79          |
| 4.3.5                    | Partial Activation (U Only) .....                                 | 80          |
| 4.3.6                    | Activation Initiated by LT with U Active .....                    | 82          |
| 4.3.7                    | Activation Initiated by TE with U Active .....                    | 84          |
| 4.3.8                    | Deactivating S/T-Interface Only .....                             | 87          |
| 4.4                      | Maintenance and Test Functions .....                              | 88          |
| 4.4.1                    | Test Loopbacks .....  | 88          |
| 4.4.1.1                  | Analog Loopback (No.1) .....                                      | 89          |
| 4.4.1.2                  | Loopback No.2 - Overview .....                                    | 90          |
| 4.4.1.3                  | Loopback No.2 - Complete Loopback .....                           | 91          |
| 4.4.1.4                  | Loopback No.2 - Single Channel Loopbacks .....                    | 93          |
| 4.4.1.5                  | Local Loopbacks Featured By Register LOOP .....                   | 95          |
| 4.4.2                    | Bit Error Rate Counter .....                                      | 97          |
| 4.4.3                    | Block Error Counters .....  | 97          |
| 4.4.3.1                  | Near-End and Far-End Block Error Counter .....                    | 97          |
| 4.4.3.2                  | Testing Block Error Counters .....                                | 100         |
| 4.4.4                    | System Measurements .....   | 103         |
| 4.4.4.1                  | Single-Pulses Test Mode (SSP) .....                               | 103         |
| 4.4.4.2                  | Data Through Test Mode (DT) .....                                 | 103         |
| 4.4.4.3                  | Reset Mode .....  | 103         |
| 4.4.4.4                  | Pulse Mask Measurement .....                                      | 104         |
| 4.4.4.5                  | Power Spectral-Density Measurement .....                          | 104         |
| 4.4.4.6                  | Total Power Measurement .....                                     | 104         |
| 4.4.4.7                  | Return-Loss Measurement .....                                     | 105         |
| 4.4.4.8                  | Quiet Mode Measurement .....                                      | 105         |
| 4.4.4.9                  | Insertion Loss Measurement .....                                  | 105         |
| 4.4.5                    | Boundary Scan .....   | 105         |
| <b>5</b>                 | <b>Monitor Commands</b> .....                                     | <b>110</b>  |
| 5.1                      | MON-0 - Exchanging EOC Information .....                          | 110         |
| 5.2                      | MON-2 - Exchanging Overhead Bits .....                            | 112         |
| 5.3                      | MON-8 - Local Functions .....                                     | 114         |
| <b>6</b>                 | <b>Register Description</b> .....                                 | <b>117</b>  |
| 6.1                      | Register Summary<br>118   |             |
| 6.2                      | Reset of U-Transceiver Functions in State 'Deactivated' .....     | 120         |
| 6.3                      | Mode Register Evaluation Timing .....                             | 120         |
| 6.4                      | Detailed Register Description .....                               | 121         |
| 6.4.1                    | LP_SEL - Line Port Selection Register .....                       | 121         |

| <b>Table of Contents</b> |   | <b>Page</b> |
|--------------------------|---|-------------|
| 6.4.2                    | OPMODE - Operation Mode Register .....                | 121         |
| 6.4.3                    | MFILT - M-Bit Filter Options .....                    | 122         |
| 6.4.4                    | M4RMASK - M4 Read Mask Register .....                 | 125         |
| 6.4.5                    | M4WMASK - M4 Write Mask Register .....                | 127         |
| 6.4.6                    | TEST - Test Register .....                            | 129         |
| 6.4.7                    | LOOP - Loop Back Register .....                       | 130         |
| 6.4.8                    | FEBE - Far End Block Error Counter Register .....     | 132         |
| 6.4.9                    | NEBE - Near End Block Error Counter Register .....    | 132         |
| 6.4.10                   | BERC - Bit Error Rate Counter Register .....          | 132         |
| <b>7</b>                 | <b>Electrical Characteristics</b> .....               | <b>133</b>  |
| 7.1                      | Absolute Maximum Ratings .....                        | 133         |
| 7.2                      | Operating Range .....                                 | 133         |
| 7.3                      | DC Characteristics .....                              | 134         |
| 7.4                      | AC Characteristics .....                              | 134         |
| 7.4.1                    | Reset Timing .....                                    | 135         |
| 7.4.2                    | IOM <sup>®</sup> -2 Interface Timing .....            | 136         |
| 7.4.3                    | Interface to the Analog Front End .....               | 137         |
| 7.4.4                    | Boundary Scan Timing .....                            | 138         |
| 7.5                      | Capacitances .....                                    | 139         |
| 7.6                      | Power Supply .....                                    | 139         |
| 7.6.1                    | Supply Voltage .....                                  | 139         |
| 7.6.2                    | Power Consumption .....                               | 139         |
| <b>8</b>                 | <b>Package Outlines</b> .....                         | <b>140</b>  |
| <b>9</b>                 | <b>Appendix A: Standards and Specifications</b> ..... | <b>141</b>  |
| <b>10</b>                | <b>Glossary</b> .....                                 | <b>142</b>  |



| <b>List of Figures</b> |  | <b>Page</b> |
|------------------------|--|-------------|
| Figure 1               | DFE-Q/ AFE 2nd Generation Chip Set . . . . .                           | 1           |
| Figure 2               | Logic Symbol . . . . .   | 4           |
| Figure 3               | 16-Line Card Application with DELIC Solution . . . . .                 | 5           |
| Figure 4               | 16-Line Card Application with ELIC®/ IDEC® Solution . . . . .          | 6           |
| Figure 5               | Connecting Two AFE/DFE-Q Chip Sets . . . . .                           | 7           |
| Figure 6               | Recommended Clocking Scheme for More Than Two DFE-Q/AFE Chip Sets 8    |             |
| Figure 7               | Pin Configuration (63 of 64 used) . . . . .                            | 11          |
| Figure 8               | Block Diagram and Data Flow (DFE-Q V2.1 + AFE V2.1) . . . . .          | 20          |
| Figure 9               | Clock Supply and Data Exchange between Master and Slave . . . . .      | 21          |
| Figure 10              | Multiplexed Frame Structure of the IOM®-2 Interface . . . . .          | 23          |
| Figure 11              | Superframe Marker . . . . .  | 24          |
| Figure 12              | Handshake Protocol with a 2-Byte Monitor Message/Response . . . . .    | 26          |
| Figure 13              | Abortion of Monitor Channel Transmission . . . . .                     | 28          |
| Figure 14              | Interface to the Analog Front End . . . . .                            | 30          |
| Figure 15              | Frame Structure on SDX/SDR . . . . .                                   | 31          |
| Figure 16              | U-Superframe Structure . . . . .                                       | 34          |
| Figure 17              | U-Basic Frame Structure . . . . .                                      | 35          |
| Figure 18              | MON-0/2 - M-Bit Correspondence . . . . .                               | 37          |
| Figure 19              | Maintenance Channel Filtering Options . . . . .                        | 40          |
| Figure 20              | M4 Bit Report Timing . . . . .   | 41          |
| Figure 21              | M4, M5, M6 Bit Control in Transmit Direction . . . . .                 | 44          |
| Figure 22              | M4, M5, M6 Bit Control in Receive Direction . . . . .                  | 44          |
| Figure 23              | EOC-Procedure in Auto- and Transparent Mode . . . . .                  | 49          |
| Figure 24              | CRC-Process . . . . .  | 51          |
| Figure 25              | Scrambler/ Descrambler Algorithms . . . . .                            | 52          |
| Figure 26              | Explanation of the State Diagram . . . . .                             | 55          |
| Figure 27              | State Transition Diagram in LT-Mode . . . . .                          | 57          |
| Figure 28              | Complete Activation Initiated by LT . . . . .                          | 73          |
| Figure 29              | Activation with ACT-Bit Status Ignored by the Exchange . . . . .       | 75          |
| Figure 30              | Complete Activation Initiated by TE . . . . .                          | 77          |
| Figure 31              | Complete Deactivation . . . . .  | 79          |
| Figure 32              | U Only Activation . . . . .  | 81          |
| Figure 33              | LT Initiated Activation with U-Interface Active . . . . .              | 82          |
| Figure 34              | TE-Activation with U Active and Exchange Control (case 1) . . . . .    | 84          |
| Figure 35              | TE-Activation with U Active and no Exchange Control (case 2) . . . . . | 86          |
| Figure 36              | Deactivation of S/T Only . . . . .                                     | 87          |
| Figure 37              | Test Loopbacks . . . . .   | 88          |
| Figure 38              | Complete Loopback Options in the NT . . . . .                          | 91          |
| Figure 39              | Loopbacks Featured by Register LOOP . . . . .                          | 96          |
| Figure 40              | Block Error Counter Test . . . . .                                     | 102         |
| Figure 41              | Total Power Measurement Set-Up . . . . .                               | 104         |

**List of Figures****Page**

|           |  |     |
|-----------|--|-----|
| Figure 42 | DFE-Q V2.1 Register Map . . . . .            | 117 |
| Figure 43 | Input/Output Waveform for AC Tests . . . . . | 135 |
| Figure 44 | Reset Timing . . . . .                       | 135 |
| Figure 45 | IOM®-2 Interface Timing . . . . .            | 136 |
| Figure 46 | Boundary Scan Timing . . . . .               | 138 |

| <b>List of Tables</b> |  | <b>Page</b> |
|-----------------------|--|-------------|
| Table 1               | Pin Definitions and Functions .....  | 12          |
| Table 2               | Pinning Changes .....  | 19          |
| Table 3               | IOM®-2 Data Rates .....  | 22          |
| Table 4               | Assignments of IOM® Channels to Time-Slots No. on SDX/SDR and Line<br>Ports No. 30 |             |
| Table 5               | 2B1Q Coding Table .....  | 32          |
| Table 6               | 2B1Q U-Frame Structure .....   | 35          |
| Table 7               | Overhead Bits Filter Setting by CRCON Pin .....                                    | 40          |
| Table 8               | Supported EOC-Commands .....   | 46          |
| Table 9               | 2B1Q Coding Table .....  | 53          |
| Table 10              | Command / Indicate Codes (2B1Q) .....  | 54          |
| Table 11              | Timers Used in LT-Modes .....  | 61          |
| Table 12              | U-Interface Signals .....  | 71          |
| Table 13              | Boundary Scan Cells. ....  | 106         |
| Table 14              | TAP Controller Instructions: .....   | 108         |
| Table 15              | MON-0 Functions. ....  | 111         |
| Table 16              | MON-2 and Overhead Bits .....  | 113         |
| Table 17              | MON-8-Local Function Commands .....  | 115         |
| Table 18              | Register Map Reference Table .....   | 118         |
| Table 19              | IOM®-2 Dynamic Input Characteristics .....   | 136         |
| Table 20              | IOM®-2 Dynamic Output Characteristics .....  | 137         |
| Table 21              | Interface Signals of AFE and DFE-Q .....   | 137         |
| Table 22              | Boundary Scan Dynamic Timing Requirements .....                                    | 138         |
| Table 23              | Power Consumption. ....  | 139         |




# 1 Introduction

The Quad ISDN 2B1Q Echocanceller Digital Front End (DFE-Q) is the digital part of an optimized two-chip solution featuring 4x ISDN basic rate access and IDSL access at 144 kbit/s. The PEF 24911 is designed to provide in conjunction with the Quad ISDN Echocanceller Analog Front End (PEF 24902 V2.1) full duplex data transmission at the U-reference point according to ANSI T1.601 (1998), ETSI TS 102 080 (1998) and ITU-T G.961 standards.

The DFE-Q 2nd generation has been completely reengineered to guarantee the availability of the well proved DFE-Q/AFE solution over the year 2000. The PEF 24911 V2.1 is downwards pin compatible and functionally equivalent to the DFE-Q V1.x. Thus, line card manufacturers can make use of the most advanced process technology without the need to change their current design (besides the changeover to 3.3 V power supply).

No software changes are required if the DFE-Q V2.1 is deployed in existing DFE-Q V1.x solutions. Some new features are provided such as free programmable filtering options for the maintenance bits (M1-6) and enhanced monitoring and test functions. The data rate is programmable from 1 Mbit/s to 4 Mbit/s.



**Figure 1 DFE-Q/ AFE 2nd Generation Chip Set**

The output and input pins are throughout 5 V TTL compatible although the PEF 24911 is processed in advanced 3.3 V CMOS technology. A power down state with very low power consumption is featured.


The PEF 24911 comes in a P-MQFP-64 package.

**Version 2.1**

**1.1 Features**

**U-Interface**

- Digital part of a two-chip solution featuring full duplex data transmission and reception over two-wire metallic subscriber loops providing 4x ISDN basic rate access or IDSL access at 144 kbit/s
- Conforms to:
  - ANSI T1.601–1998
  - ETSI TS 102 080 (1998)
  - Recommendation ITU-T G.961
- 2B1Q-block code (2 binary, 1 quaternary) at 80-kHz symbol rate
- LT mode
- Data rate of the system interface programmable
- Activation/ deactivation controller
- 15 s start-up guard timer (T1) can be disabled for use in repeater applications
- Adaptive echo cancellation and equalization
- Automatic gain control and polarity adaptation
- Clock recovery (frame and bit synchronization) in all applications
- Built-in wake-up unit for activation from power-down state.



**System Interface**

- IOM<sup>®</sup>-2 interface with programmable data rates (1 Mbit/s to 4 Mbit/s)
- SW controlled I/O ports for relay driver and power feeder control
  - 4 relay driver pins per port
  - 2 status pins per port

| Type      | Package   |
|-----------|-----------|
| PEF 24911 | P-MQFP-64 |

## Others

- Software compatible to PEF 24911 V1.3 (Quad IEC DFE-Q)
- Inputs and outputs 5 V TTL compatible
- DOUT (open drain) accepts pull-up to 3.3 V or 5 V
- +3.3 V  $\pm$ 0.3 V Power Supply
- Advanced low power CMOS technology
- Extended temperature range (– 40...to 85 °C)
- Boundary-Scan, JTAG IEEE 1149.1

## Add-On Features and Differences with Respect to DFE-Q V1.3/V1.2/V1.1

- Max. IOM<sup>®</sup>-2 data rate 4 Mbit/s (DCL= 8 MHz)
- +3.3 V instead of +5 V power supply
- Dedicated pins for SSP and DT test modes
- DOUT configurable either as open drain or push-pull (tristate) output
- New MON-12 class features internal register access
- Coefficients retrievable by MON-12 commands instead of MON-8 commands
- Advanced filter options for MON-0 and MON-2 messages
- Bit Error Rate measurement per port
- Additional digital local loops
- C/I codes 'LTD' and 'HI' are no more supported
- Optimized LT-state machine
- JTAG Boundary-Scan with dedicated reset line  $\overline{\text{TRST}}$  (replaces power-on reset functionality)

## Addressed Applications

- ISDN Line Cards for Central Office
- ISDN Line Cards for Access Networks
- ISDN Line Cards in PBX Systems
- IDSL Line Cards



## 1.2 Logic Symbol





Figure 2 Logic Symbol

### 1.3 System Integration


This paragraph shows how the DFE-Q V2.1 may be integrated in systems using other Infineon ISDN devices. The PEF 24911 DFE-Q is optimized for use in the following applications:

- Digital Line Cards for Central Office
- Digital Line Cards for Access Networks (LT mode only)
- PBX applications (LT mode only)

**Figure 3** and **Figure 4** illustrate line card solutions with various Infineon line card controllers. The DELIC-PB (PEB 20571) supersedes the ELIC<sup>®</sup> (PEB 20550) and will feature up to 32 HDLC controllers on-chip. The DELIC controls up to 4 devices of DFE-Q V2.1 on a single IOM<sup>®</sup>-2 interface. In this application an additional clock doubler is necessary to generate the 8.192 MHz DCL clock for the DFE-Q derived from the 4.096 MHz BCL clock of the DELIC.



**Figure 3 16-Line Card Application with DELIC Solution**




**Figure 4 16-Line Card Application with ELIC®/ IDEC® Solution**

**Figure 5** shows how an 8 channel line card application is realized by use of two AFE/ DFE-Q chip sets:

One AFE-PLL generates the synchronized 15.36 MHz clock and provides the master clock at pin CL15 for the other 3 devices. The internal PLL of the first AFE synchronizes the 15.36 MHz master clock onto a PTT reference clock of either 8 kHz or 2048 kHz. **Infineon recommends to feed the FSC clock input of the DFE-Q V2.1 and the PLL reference clock input (pin CLOCK) of the AFE from the same clock source.**

The PLL of the second AFE is deactivated. The 15.36 MHz master clock is applied at pin CL15. CL15 is configured as input if XIN is clamped either to VDD or to VSS. Pin XOUT has to be left open and CLOCK shall be tied to GND.






**Figure 5 Connecting Two AFE/DFE-Q Chip Sets**

The DFE-Q devices are supplied by the first AFE at pin CL15 with the synchronized 15.36 MHz clock. The IOM<sup>®</sup>-2 channels the DFE-Q devices are assigned to can be programmed by the two slot pins. Starting from channel no. 0/4/8/12 always four subsequent channels are occupied.

Alternatively the clocking scheme as shown in [Figure 6](#) may be applied if more than 3 devices are to be clocked (e.g. in a 16-channel line card application). Instead to supply the 2nd AFE with the master clock at pin CL15, here the 15.36 MHz master clock is input at pin XIN. Thereby pin CL15 is configured as output and passes the 15.36 MHz clock on to the attached DFE-Q. If the clock chain is extended in the same way by another two AFE/DFE-Q chip sets a 16-channel line card application can be realized with just one single crystal. Note that the 15.36 MHz clock is inverted once by the AFE if it is input at XIN and output at CL15. This way the duty cycle is recovered again.



**Figure 6 Recommended Clocking Scheme for More Than Two DFE-Q/AFE Chip Sets**

## 1.4 Operational Overview

The DFE-Q V2.1 operates always in LT mode. Other operating modes known from former versions of the DFE-Q are not further supported.

### System Interface Configurations

The following parameters of the system interface are configurable:

- Open Drain/ Push-Pull Mode  
Configured as open drain the output pin DOUT is floating and a pull-up resistor is required. In push-pull mode the output pin is high impedance outside the active time slots.
- IOM<sup>®</sup>-2 Channel Assignment
- IOM<sup>®</sup>-2 channels are always assigned in blocks of four.

| SLOT1 | SLOT0 | Assigned IOM <sup>®</sup> -2 Channels |
|-------|-------|---------------------------------------|
| 0     | 0     | 0 .. 3                                |
| 0     | 1     | 4 .. 7                                |
| 1     | 0     | 8 .. 11                               |
| 1     | 1     | 12 .. 15                              |

- IOM<sup>®</sup>-2 Data Rates

| DCL Frequency [kHz] | Data Rate [kBit/s] | IOM <sup>®</sup> -2 Channels |
|---------------------|--------------------|------------------------------|
| 2048                | 1024               | 4                            |
| 3072                | 1536               | 6                            |
| 4096                | 2048               | 8                            |
| 6144                | 3072               | 12                           |
| 8192                | 4096               | 16                           |

### Send Single Pulses Test Mode

In test mode 'Send Single Pulses' +/-3 pulses spaced by 1.5 ms are transmitted on all U lines. The test mode is activated by pin SSP= set to '1'. The SSP test function can be as well stimulated by C/I= SSP besides the fact that the HW selection impacts all line ports while the SW selection impacts only the chosen line.

### Data Through Mode

In test mode 'Data Through' the U-transceiver is forced to enter the 'Transparent' state and to issue SL3T (see [Table 12](#)) independently of the wake-up protocol. The DT test mode is activated by pin DT= set to '1'. The DT test function can be as well stimulated by C/I= DT besides the fact that the HW selection impacts all line ports while the SW selection impacts only the chosen line.

## 2 Pin Descriptions

### 2.1 Pin Diagram

(top view)




Figure 7 Pin Configuration (63 of 64 used)



## 2.2 Pin Definitions and Functions

**Table 1 Pin Definitions and Functions**

| Pin No. | Symbol | Input (I)<br>Output (O) | Function |
|---------|--------|-------------------------|----------|
|---------|--------|-------------------------|----------|

### IOM<sup>®</sup>-2 Interface

|    |      |                   |  |
|----|------|-------------------|--|
| 13 | FSC  | I                 | Frame Synchronization Clock (8kHz)<br>the start of the first B1-channel in time-slot 0 is marked,<br>FSC is expected to be '1' for at least two DCL periods. |
| 12 | DCL  | I                 | Data Clock<br>clock rate ranges from 2048 to 8192 kHz<br>(1024 to 4096 kBit/s)   |
| 14 | DIN  | I                 | Data In<br>input of IOM <sup>®</sup> -2 data synchronous to DCL clock  |
| 15 | DOUT | O<br>(OD/<br>PuP) | Data Out<br>output of IOM <sup>®</sup> -2 data synchronous to DCL clock  |

### Mode Selection Pins

|    |                         |           |   |
|----|-------------------------|-----------|---|
| 60 | $\overline{\text{RES}}$ | I         | Reset<br>triggers asynchronous HW reset, Schmitt trigger input<br>'1' = inactive<br>'0' = active  |
| 55 | SLOT0                   | I         | IOM <sup>®</sup> -2 Channel Slot Selection 0<br>assigns IOM <sup>®</sup> -2 channels in blocks of 4<br><br>SLOT1, 0:<br>'00' = IOM <sup>®</sup> -2 channels 0 to 3<br>'01' = IOM <sup>®</sup> -2 channels 4 to 7<br>'10' = IOM <sup>®</sup> -2 channels 8 to 11<br>'11' = IOM <sup>®</sup> -2 channels 12 to 15 |
| 45 | SLOT1                   | I<br>(PD) | IOM <sup>®</sup> -2 Channel Slot Selection 1<br>assigns IOM <sup>®</sup> -2 channels in blocks of 4   |

Pin Descriptions

**Table 1 Pin Definitions and Functions (cont'd)**

| Pin No. | Symbol | Input (I)<br>Output (O) | Function   |
|---------|--------|-------------------------|--|
| 16      | DSFM   | I<br>(PD)               | <p>Disable Super Frame Marker</p> <p>'1' = Inhibits the evaluation of the super frame marker on FSC. I.e the transmitted super-frame is not affected by an FSC pulse shorter than 2 DCL clock periods.</p> <p>'0' = The position of the transmitted superframe is synchronized to short FSC pulses.</p>  |
| 32      | PUP    | I<br>(PD)               | <p>Push Pull Mode</p> <p>in push pull mode '0' and '1' is actively driven during an occupied time slot, outside the active time slots DOUT is high impedance (tristate)</p> <p>'1' = configures DOUT as push/pull output</p> <p>'0' = configures DOUT as open drain output</p>   |
| 49      | CRCON  | I<br>(PD)               | <p>CRC Check On/Off</p> <p>defines the condition on which MON-2 messages and M4 bit will be passed on, the setting has effect on all ports (see <a href="#">Table 7</a>).</p> <p>Pin CRCON is evaluated only after hardware reset.</p> <p>'1' = CRC Check On</p> <p>MON-2 messages are not issued and M4-bit are not forwarded to the statemachine if the CRC-check of the U-superframe containing M4-bit changes is not ok.<br/>(MFILT= 0011 0xxx)</p> <p>'0' = CRC Check Off</p> <p>MON-2 messages are issued every time a change in at least one of the overhead bits (M4,5,6) of the U-interface is detected, regardless of the CRC checksum status.</p> <p>M4-bit are forwarded to the statemachine with triple-last-look filtering (TLL).<br/>(MFILT= 0000 0xxx)</p> |
| 53      | LT     | I                       | reserved, clamp to high  |

Pin Descriptions

**Table 1 Pin Definitions and Functions (cont'd)**

| Pin No. | Symbol | Input (I)<br>Output (O) | Function  |
|---------|--------|-------------------------|---|
| 58      | PBX    | I                       | reserved, clamp to low  |
| 59      | AUTO   | I                       | EOC Auto Mode<br>selects auto or transparent mode for EOC channel processing, the setting has effect on all ports<br>'1'= EOC auto mode (MFILT= xxxx x100)<br>'0'= EOC transparent mode (MFILT= xxxx x001)  |
| 56      | SSP    | I                       | Send Single Pulses (SSP) Test Mode<br>'1'= alternating +/-3 pulses are issued at all line ports in 1.5 ms intervals<br>'0'= deactivated, clamp to GND if not used<br>This pin function corresponds to the SW selection by C/I= SSP besides the fact that the HW selection impacts all line ports while the SW selection impacts only the chosen line                                      |
| 62      | DT     | I                       | Data Through (DT) Test Mode<br>enables/disables DT test mode<br>'1'= DT test mode enabled, the U-transceiver is forced on all line ports to enter the 'Transparent' state<br>'0'= DT test mode disabled<br>This pin function corresponds to the SW selection by C/I= DT besides the fact that the HW selection impacts all line ports while the SW selection impacts only the chosen line |

**Interface to the Analog Front End**

|    |      |   |  |
|----|------|---|--|
| 4  | CL15 | I | 15.36 MHz Master Clock Input   |
| 11 | PDM0 | I | Pulse Density Modulated Receive Data of Line Port 0<br>pulse density modulated bit stream from the PEF 24902 Quad AFE that is output from the second-order sigma-delta ADC |

Pin Descriptions

**Table 1 Pin Definitions and Functions (cont'd)**

| Pin No. | Symbol | Input (I)<br>Output (O) | Function   |
|---------|--------|-------------------------|--|
| 10      | PDM1   | I                       | Pulse Density Modulated Receive Data of Line Port 1<br>pulse density modulated bit stream from the PEF 24902 Quad AFE that is output from the second-order sigma-delta ADC   |
| 8       | PDM2   | I                       | Pulse Density Modulated Receive Data of Line Port 2<br>pulse density modulated bit stream from the PEF 24902 Quad AFE that is output from the second-order sigma-delta ADC   |
| 7       | PDM3   | I                       | Pulse Density Modulated Receive Data of Line Port 3<br>pulse density modulated bit stream from the PEF 24902 Quad AFE that is output from the second-order sigma-delta ADC   |
| 5       | SDR    | I                       | Serial Data Receive Line<br>interface signal from the PEF 24902 Quad AFE that transports level detect information for the wake-up recognition of all 4 lines by use of TDM   |
| 17      | SDX    | O                       | Serial Data Transmit Line<br>interface to the PEF 24902 Quad AFE for the transmit and control data. Transmission is based on clock CL15 (15.36 Mbit/s). For each line port the following bits are exchanged:<br>TD0, TD1: Transmit data<br>RANGE: Range select<br>LOOP: Analog loopback switch<br>PDOW: Power down/power up<br>Synchronization information |