



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



T-SMINTO
4B3T Second Gen.
Modular ISDN NT
(Ordinary)

PEF 80902 Version 1.1

Wired
Communications



Never stop thinking.

Edition 2001-11-12

**Published by Infineon Technologies AG,
St.-Martin-Strasse 53,
D-81541 München, Germany**

**© Infineon Technologies AG 2001.
All Rights Reserved.**

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

T-SMINTO

4B3T Second Gen.

Modular ISDN NT

(Ordinary)

PEF 80902 Version 1.1

**Wired
Communications**



Never stop thinking.

PEF 80902**Revision History:** **2001-11-12**

DS 1

Previous Version: Preliminary Data Sheet 06.01

Page	Subjects (major changes since last revision)
Table 10 Figure 12 Chapter 2.3.7.4	Additional C/I-command LTD
Chapter 4.2	Input Leakage Current AIN, BIN: max. 30µA
Chapter 4.4	Reduced power consumption

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at <http://www.infineon.com>

Table of Contents		Page
1	Overview	1
1.1	References	2
1.2	Features	3
1.3	Not Supported are	4
1.4	Pin Configuration	5
1.5	Block Diagram	6
1.6	Pin Definitions and Functions	7
1.6.1	Specific Pins and Test Modes	9
1.7	System Integration	11
2	Functional Description	13
2.1	Reset Generation	13
2.2	IOM [®] -2 Interface	14
2.2.1	IOM,-2 Functional Description	14
2.3	U-Transceiver	15
2.3.1	4B3T Frame Structure	15
2.3.2	Maintenance Channel	19
2.3.3	Coding from Binary to Ternary Data	19
2.3.4	Decoding from Ternary to Binary Data	20
2.3.4.1	Monitoring of Code Violations	21
2.3.5	Scrambler / Descrambler	21
2.3.6	Command/Indication Codes	22
2.3.7	State Machine for Activation and Deactivation	23
2.3.7.1	State Machine Notation	23
2.3.7.2	Awake Protocol	24
2.3.7.3	NT State Machine (IEC-T / NTC-T Compatible)	26
2.3.7.4	Inputs to the U-Transceiver	27
2.3.7.5	Outputs of the U-Transceiver	29
2.3.7.6	NT-States	30
2.4	S-Transceiver	33
2.4.1	Line Coding, Frame Structure	33
2.4.2	S/Q Channels, Multiframing	34
2.4.3	Data Transfer between IOM,-2 and S0	35
2.4.4	Loopback 2	35
2.4.5	State Machine	35
2.4.5.1	State Machine NT Mode	38
3	Operational Description	42
3.1	Layer 1 Activation/Deactivation	42
3.1.1	Generation of 4B3T Signal Elements	42
3.1.2	Complete Activation Initiated by Exchange	45
3.1.3	Complete Activation Initiated by TE	46
3.1.4	Deactivation	47

Table of Contents		Page
3.1.5	Activation Procedures with Loopback #2	48
3.2	Layer 1 Loopbacks	49
3.2.1	Loopback No.2	49
3.2.1.1	Complete Loopback	49
3.3	External Circuitry	50
3.3.1	Power Supply Blocking Recommendation	50
3.3.2	U-Transceiver	50
3.3.3	S-Transceiver	52
3.3.4	Oscillator Circuitry	55
3.3.5	General	55
4	Electrical Characteristics	56
4.1	Absolute Maximum Ratings	56
4.2	DC Characteristics	57
4.3	Capacitances	59
4.4	Power Consumption	59
4.5	Supply Voltages	59
4.6	AC Characteristics	61
4.6.1	IOM-2 Interface	62
4.6.2	Reset	64
4.6.3	Undervoltage Detection Characteristics	65
5	Package Outlines	67
6	Appendix: Differences between Q- and T-SMINT,O	68
6.1	Pinning	68
6.1.1	Pin Definitions and Functions	68
6.1.2	LED Pin ACT	68
6.2	U-Transceiver	69
6.2.1	U-Interface Conformity	69
6.2.2	U-Transceiver State Machines	70
6.2.3	Command/Indication Codes	72
6.3	External Circuitry	73
7	Index	74

List of Figures		Page
Figure 1	Pin Configuration	5
Figure 2	Block Diagram	6
Figure 3	Application Example T-SMINT,O: Standard NT1	12
Figure 4	IOM®-2 Frame Structure of the T-SMINT,O	14
Figure 5	State Diagram Example	23
Figure 6	Awake Procedure initiated by the LT	24
Figure 7	Awake Procedure initiated by the NT	24
Figure 8	NT State Machine (IEC-T/NTC-T Compatible).	26
Figure 9	S/T -Interface Line Code	33
Figure 10	Frame Structure at Reference Points S and T (ITU I.430).	34
Figure 11	State Diagram Notation	36
Figure 12	State Machine NT Mode	38
Figure 13	Activation Initiated by Exchange	45
Figure 14	Activation Initiated by TE	46
Figure 15	Deactivation (always Initiated by LT)	47
Figure 16	Activation of Loopback #2	48
Figure 17	Test Loopbacks	49
Figure 18	Power Supply Blocking	50
Figure 19	External Circuitry U-Transceiver with External Hybrid	51
Figure 20	External Circuitry S-Interface Transmitter	54
Figure 21	External Circuitry S-Interface Receiver	54
Figure 22	Crystal Oscillator	55
Figure 23	Maximum Sinusoidal Ripple on Supply Voltage	60
Figure 24	Input/Output Waveform for AC Tests	61
Figure 25	IOM®-2 Interface - Bit Synchronization Timing	62
Figure 26	IOM-2 Interface - Frame Synchronization Timing	62
Figure 27	Reset Input Signal	64
Figure 28	Undervoltage Control Timing	65
Figure 29	NTC-Q Compatible State Machine Q-SMINT,O: 2B1Q	70
Figure 30	IEC-T/NTC-T Compatible State Machine T-SMINT,O: 4B3T	71
Figure 31	External Circuitry Q- and T-SMINT,O	73

List of Tables		Page
Table 1	NT Products of the 2nd Generation	1
Table 2	Pin Definitions and Functions	7
Table 3	ACT States	10
Table 4	LP2I States	10
Table 5	Test Modes	10
Table 6	Frame Structure A for Downstream Transmission LT to NT	16
Table 7	Frame Structure B for Upstream Transmission NT to LT	18
Table 8	MMS 43 Coding Table	19
Table 9	4B3T Decoding Table	20
Table 10	C/I Codes	22
Table 11	Differences to the former NT-SM of the IEC-T/NTC-T	27
Table 12	Timers	28
Table 13	Active States	30
Table 14	M Symbol Output	30
Table 15	Signal Output on Uk0 in State Test	30
Table 16	C/I-Code Output	30
Table 17	4B3T Signal Elements	42
Table 18	Generation of the 4B3T Signal Elements	43
Table 19	S/T-Interface Signals	44
Table 20	U-Transformer Parameters	51
Table 21	S-Transformer Parameters	53
Table 22	Crystal Parameters	55
Table 23	Maximum Input Currents	56
Table 24	S-Transceiver Characteristics	57
Table 25	U-Transceiver Characteristics	58
Table 26	Pin Capacitances	59
Table 27	Reset Input Signal Characteristics	64
Table 28	Parameters of the UVD/POR Circuit	65
Table 29	Pin Definitions and Functions	68
Table 30	ACT States	68
Table 31	Related Documents to the U-Interface	69
Table 32	C/I Codes	72
Table 33	Dimensions of External Components	73

1 Overview

The **PEB 80902** (T-SMINT[®]O) offers all NT1 features known from the PEB 8090 [9] and can hence replace the latter in all NT1 applications.

Table 1 on **Page 1** summarizes the 2nd generation NT products.

Table 1 NT Products of the 2nd Generation

	PEF 80902	PEF 81902	PEF 82902
	T-SMINT[®]O	T-SMINT[®]IX	T-SMINT[®]I
Package	P-MQFP-44	P-MQFP-64 P-TQFP-64	P-MQFP-64 P-TQFP-64
Register access	no	U+S+HDLC+ IOM [®] -2	U+S+IOM [®] -2
Access via	n.a	parallel (or SCI or IOM [®] -2)	parallel (or SCI or IOM [®] -2)
MCLK, watchdog timer, SDS, BCL, D-channel arbitration, IOM [®] -2 access and manipulation etc. provided	no	yes	yes
HDLC controller	no	yes	no
NT1 mode available	yes (only)	no	no

1.1 References

- [1] TS 102 080, Transmission and Multiplexing; ISDN basic rate access; Digital transmission system on metallic local lines, ETSI, November 1998
- [2] FTZ 1 TR 220 Technische Richtlinie, Spezifikation der ISDN Schnittstelle Uk0 Schicht 1, Deutsche Telecom AG, August 1991
- [3] TS 0284/96 Technische Spezifikation Intelligenter Netzabschluß (iNT) mit den Funktionen eines Terminaladapters TA 2a/b (ohne Internverkehr), Deutsche Telekom AG, März 2001
- [4] pr ETS 300 012 Draft, ISDN; Basic User Network Interface (UNI), ETSI, November 1996
- [5] T1.605-1991, ISDN-Basic Access Interface for S and T Reference Points (Layer 1 Specification), ANSI, 1991
- [6] I.430, ISDN User-Network Interfaces: Layer 1 Recommendations, ITU, November 1988
- [7] IEC-T, ISDN Echocancellation Circuit, PEB 20901 (IEC - TD) / PEB 20902 (IEC - TA), preliminary Target Specification 11.88, Siemens AG, 1988
- [8] SBCX, S/T Bus Interface Circuit Extended, PEB 2081 V3.4, User's Manual 11.96, Siemens AG, 1996
- [9] NTC-T, Network Termination Controller (4B3T), PEB 8090 V1.1, Data Sheet 06.98, Siemens AG, 1998
- [10] INTC-Q, Intelligent Network Termination Controller (2B1Q), PEB 8191 V1.1, Data Sheet 10.97, Siemens AG, 1997
- [11] Q-SMINTO, 2B1Q Second Gen. Modular ISDN NT (Ordinary), PEF 80912
Q-SMINTIX, 2B1Q Second Gen. Modular ISDN NT (Intelligent eXtended), PEF 81912
Q-SMINTI, 2B1Q Second Gen. Modular ISDN NT (Intelligent), PEF 82912 V1.3, Data Sheets 03.01, Infineon AG, 2001
- [12] IOM[®]-2 Interface Reference Guide, Siemens AG, 03.91
- [13] SCOUT-S(X), Siemens Codec with S/T-Transceiver, PSB 2138x V1.1, Preliminary Data Sheet 08.98, Infineon Technologies AG, 1999
- [14] PITA, PCI Interface for Telephony/Data Applications V0.3, SICAN GmbH, September 1997
- [15] Dual Channel SLICOFI-2, HV-SLIC; DUSLIC; PEB3265, 4265, 4266; Data Sheet DS2, Infineon Technologies, July 2000.

**4B3T Second Gen. Modular ISDN NT (Ordinary)
T-SMINT[®]O**

PEF 80902


Version 1.1

CMOS

1.2 Features

Features known from the PEB 8090

- Single chip solution including U- and S-transceiver
- Perfectly suited for the NT1 in the ISDN
- Fully automatic activation and deactivation
- U-interface (4B3T) conform to ETSI [1] and FTZ [2]:
 - Meets all transmission requirements on all ETSI and FTZ loops with margin
- S/T-interface conform to ETSI [4], ANSI [5] and ITU [6]
 - Supports point-to-point and bus configurations
 - Meets and exceeds all transmission requirements
- Optional IOM[®]-2 interface eases chip testing and evaluation
- Power-on reset and Undervoltage Detection with no external components
- ESD robustness 2kV



Type	Package
PEF 80902	P-MQFP-44

New Features

- Optional use of transformers with non-negligible resistance corresponding to up to 20Ω on the line side Pin Vref and the according external capacitor removed
- Inputs accept 3.3V and 5V
- I/O (open drain) accepts pull-up to 3.3V¹⁾
- Pin compatible with Q-SMINT[®]O (2nd Generation)
- LEDs indicating Loopback 2 and activation status
- Lowest power consumption due to
 - Low power CMOS technology (0.35 μ)
 - Newly optimized low power libraries
 - High output swing on U- and S-line interface leads to minimized power consumption
 - Single 3.3 Volt power supply
- 185mW (NTC-T: 233mW) power consumption with random data over ETSI Loop 2.
- 15mW typical power consumption in power down (as NTC-T; NTC-Q: 28mW)

1.3 Not Supported are ...

- No integrated hybrid is provided by the T-SMINT[®]O. Therefore, an external hybrid is always required, which consists of only two additional resistors as compared to an integrated hybrid, but allows for more flexibility in board design.
- Auxiliary IOM[®]-2 interface
- SRA (capacitive receiver coupling is not suited for S-feeding)
- NT-Star with star point on the IOM[®]-2 bus (already not supported in NTC-T).

¹⁾ Pull-ups to 5V must be avoided. A so-called 'hot-electron-effect' would lead to long term degradation.

1.4 Pin Configuration




Figure 1 Pin Configuration

1.5 Block Diagram




Figure 2 Block Diagram

1.6 Pin Definitions and Functions

Table 2 Pin Definitions and Functions

Pin		Symbol	Type	Function
2		VDDa_UR	–	Supply voltage for U-Receiver (3.3 V ± 5 %)
1		VSSa_UR	–	Analog ground (0 V) U-Receiver
42		VDDa_UX	–	Supply voltage for U-Transmitter (3.3 V ± 5 %)
43		VSSa_UX	–	Analog ground (0 V) U-Transmitter
36		VDDa_SR	–	Supply voltage for S-Receiver (3.3 V ± 5 %)
37		VSSa_SR	–	Analog ground (0 V) S-Receiver
31		VDDa_SX	–	Supply voltage for S-Transmitter (3.3 V ± 5 %)
30		VSSa_SX	–	Analog ground (0 V) S-Transmitter
19		VDDD	–	Supply voltage digital circuits (3.3 V ± 5 %)
20		VSSD	–	Ground (0 V) digital circuits
8		VDDD	–	Supply voltage digital circuits (3.3 V ± 5 %)
9		VSSD	–	Ground (0 V) digital circuits
22		FSC	O	Frame Sync: 8-kHz frame synchronization signal
21		DCL	O	Data Clock: IOM [®] -2 interface clock signal (double clock): 512 kHz
25		LP2I	O	Loopback 2 indication: Can directly drive a LED (4mA). 0: Loopback 2 closed 1: Loopback 2 not closed.
23		DD	I/O	Data Downstream: Data on the IOM [®] -2 interface

Table 2 Pin Definitions and Functions (cont'd)

Pin		Symbol	Type	Function
24		DU	I/O	Data Upstream: Data on the IOM [®] -2 interface
7		$\overline{\text{DIO}}$	I	Disable IOM [®] -2: 1: FSC, DCL, DU and DD high Z 0: FSC, DCL, DU and DD push-pull
18		BUS	I (PU)	Bus mode on S-interface: 1: passive S-bus (fixed timing) 0: point-to-point / extended passive S-bus (adaptive timing)
5		$\overline{\text{RST}}$	I	Reset: Low active reset input. Schmitt-Trigger input with hysteresis of typical 360mV. Tie to '1' if not used.
6		$\overline{\text{RSTO}}$	OD	Reset Output: Low active reset output.
13		TM0	I	Test Mode 0. Selects test pattern (see Page 10).
14		TM1	I	Test Mode 1. Selects test pattern (see Page 10).
15		TM2	I	Test Mode 2. Selects test pattern (see Page 10).
28		SX1	O	S-Bus Transmitter Output (positive)
29		SX2	O	S-Bus Transmitter Output (negative)
32		SR1	I	S-Bus Receiver Input
33		SR2	I	S-Bus Receiver Input
40		XIN	I	Crystal 1: Connected to a 15.36 MHz crystal
39		XOUT	O	Crystal 2: Connected to a 15.36 MHz crystal

Table 2 Pin Definitions and Functions (cont'd)

Pin	Symbol	Type	Function
44	AOUT	O	Differential U-interface Output
41	BOUT	O	Differential U-interface Output
3	AIN	I	Differential U-interface Input
4	BIN	I	Differential U-interface Input
34	$\overline{\text{VDDDET}}$	I	VDD Detection: This pin selects if the V_{DD} detection is active ('0') and reset pulses are generated on pin $\overline{\text{RSTO}}$ or whether it is deactivated ('1') and an external reset has to be applied on pin $\overline{\text{RST}}$.
12	$\overline{\text{ACT}}$	O	Activation LED. Indicates the activation status of U- and S-transceiver. Can directly drive a LED (4mA).
27	TP1	I	Test Pin 1. Used for factory device test. Tie to ' V_{SS} '
35	TP2	I	Test Pin 2. Used for factory device test. Tie to ' V_{SS} '
10,11, 16,17, 26,38			Tie to '1'

PU: Internal pull-up resistor (typ. 100 μ A)

I: Input

O: Output (Push-Pull)

OD: Output (Open Drain)

1.6.1 Specific Pins and Test Modes

LED Pins $\overline{\text{ACT}}$, $\overline{\text{LP2I}}$

An LED can be connected to pin $\overline{\text{ACT}}$ to display four different states (off, slow flashing, fast flashing, on). It displays the activation status of the U- and S-transceiver according to [Table 3](#).

Table 3 ACT States

Pin $\overline{\text{ACT}}$	LED	U_Deactivated	U_Activated	S_Activated
V _{DD}	OFF	1	x	x
2Hz (1 : 1)*	fast flashing	0	0	x
1Hz (3 : 1)*	slow flashing	0	1	0
GND	ON	0	1	1

Note: * denotes the duty cycle 'high' : 'low'.

with:

U_Deactivated: 'Deactivated State' as defined in [Chapter 2.3.7.6](#).

U_Activated: 'SBC Synchronizing', 'Wait for Info U4H', and 'Transparent' as defined in [Chapter 2.3.7.6](#).

S-Activated: 'Activated State' as defined in [Chapter 2.4.5.1](#).

Note: Optionally, pin $\overline{\text{ACT}}$ can drive a second LED with inverse polarity (connect this additional LED to 3.3V only).

Another LED can be connected to pin $\overline{\text{LP2I}}$ to indicate an active Loopback 2 according to [Table 4](#).

Table 4 LP2I States

Pin $\overline{\text{LP2I}}$	LED	Loopback 2 command in the C _L -channel
V _{DD}	off	received no loopback 2 command or loopback deactivation after a loopback 2 command.
GND	on	Loopback 2 command has been received. Complete analog loop is being closed on the S-interface.

Test Modes

Different test patterns on the U- and S-interface can be generated via pins TM0-2 according to [Table 5](#).

Table 5 Test Modes

TM0	TM1	TM2	U-transceiver	S-transceiver
0	0	0	Reserved for future use. Normal operation in this version.	
0	0	1		
0	1	0	Normal operation	96 kHz ¹⁾ Continuous Pulses
0	1	1		2 kHz ²⁾ Single Pulses

Table 5 Test Modes (cont'd)

TM0	TM1	TM2	U-transceiver	S-transceiver
1	0	0	Data Through ³⁾	Normal operation
1	0	1	Send Single Pulses ⁴⁾	
1	1	0	Quiet Mode ⁵⁾	
1	1	1	normal operation	

- 1) The S-transceiver transmits pulses with alternating polarity at a rate of 192 kHz resulting in a 96 kHz envelope.
- 2) The S-transceiver transmits pulses with alternating polarity at a rate of 4 kHz resulting in a 2 kHz envelope.
- 3) Forces the U-transceiver into the state 'Transparent' where it transmits signal U5.
- 4) Forces the U-transceiver to go into state 'Test' and to send single pulses. The pulses are issued at 1.0 ms intervals and have a duration of 8.33 μs.
- 5) The U-transceiver is hardware reset.

1.7 System Integration

The T-SMINT[®]O provides NT1 functionality without a microcontroller being necessary. Special selections can be done via pin strapping (DIO, BUS, TM0-2). The device has no μP interface.

The IOM[®]-2 Interface serves only for monitoring and debugging purposes. It can be regarded as a window to the internal IOM[®]-2.




Figure 3 Application Example T-SMINTO®: Standard NT1

2 Functional Description

2.1 Reset Generation

External Reset Input

At the $\overline{\text{RST}}$ input an external reset can be applied forcing the T-SMINT[®]O in the reset state. This external reset signal is additionally fed to the $\overline{\text{RSTO}}$ output.

Reset Output

If $\overline{\text{VDDDET}}$ is active, then the deactivation of a reset output on $\overline{\text{RSTO}}$ is delayed by t_{DEACT} (see [Table 28](#)).

Reset Generation

The T-SMINT[®]O has an on-chip reset generator based on a Power-On Reset (POR) and Under Voltage Detection (UVD) circuit (see [Table 28](#)). The POR/UVD requires no external components.

The POR/UVD circuit can be disabled via pin $\overline{\text{VDDDET}}$.

The requirements on V_{DD} ramp-up during power-on reset are described in [Chapter 4.6.3](#).

Clocks and Data Lines During Reset

During reset the data clock (DCL) and the frame synchronization (FSC) keep running.

During reset DD and DU are high; with the exception of:

- The output C/I code from the U-Transceiver on DD is 'DR' = 0000
- The output C/I code from the S-Transceiver on DU is 'TIM' = 0000.

2.2 IOM[®]-2 Interface

The IOM[®]-2 interface always operates in NT mode according to the IOM[®]-2 Reference Guide [12].

2.2.1 IOM[®]-2 Functional Description

The IOM[®]-2 interface consists of four lines: FSC, DCL, DD, DU. The rising edge of FSC indicates the start of an IOM[®]-2 frame. The DCL clock signal synchronizes the data transfer on both data lines DU and DD. The DCL is twice the bit rate. The bits are shifted out with the rising edge of the first DCL clock cycle.

Note: It is not possible to write any data via IOM[®]-2 into the T-SMINT[®]O.

The IOM[®]-2 interface can be enabled/disabled with pin DIO.

The FSC signal is an 8 kHz frame sync signal. The number of PCM timeslots on the transmit line is determined by the frequency of the DCL clock, with the 512 kHz clock 1 channel consisting of 4 timeslots is available.

IOM[®]-2 Frame Structure of the T-SMINT[®]O

The frame structure on the IOM[®]-2 data ports (DU,DD) of the T-SMINT[®]O with a DCL clock of 512 kHz is shown in [Figure 4](#).




Figure 4 IOM[®]-2 Frame Structure of the T-SMINT[®]O

The frame is composed of one channel:

- Channel 0 contains 144-kbit/s of user and signaling data (2B + D), a MONITOR programming channel (not available in T-SMINT[®]O) and a command/indication channel (C10) for control of e.g. the U-transceiver.

2.3 U-Transceiver

The statemachine of the U-Transceiver is compatible to the NT state machine in the PEB 8090 documentation [9], but includes some minor changes for simplification and compliance to Ref. [1].

Basic configurations are selected via pin strapping

2.3.1 4B3T Frame Structure

The 4B3T U-interface performs full duplex data transmission and reception at the U-reference point according to ETSI TS 102 080 and FTZ 1TR 220. It applies the 4B3T block code together with adaptive echo cancelling and equalization. Transmission performance shall be such, that it meets all ETSI and FTZ test loops with margin.

The U-interface is designed for data transmission on twisted pair wires in local telephone loops, with basic access to ISDN and a user bit rate of 144 kbit/s.

The following information is transmitted over the twisted pair:

- Bidirectional:
 - B1, B2, D data channels
 - 120 kHz Symbol clock
 - 1 kHz Frame
 - Activation
 - 1 kbit/s Transparent Channel (M symbol), (not implemented)
- From LT to NT side:
 - Power feeding
 - Deactivation
 - Remote control of test loops (M symbol)
- From NT to LT side:
 - Indication of monitored code violations (M symbol)

Performance Requirements according to FTZ 1 TR 220 (August 1991):

On the U-interface, the following transmission ranges are achieved without additional signal regeneration on the loop (bit error rate $\leq 10^{-7}$):

- with noise: ≥ 4.2 km on wires of 0.4 mm diameter and ≥ 8 km on 0.6 mm wires
- without noise: ≥ 5 km on wires of 0.4 mm diameter and ≥ 10 km on 0.6 mm wires

Note: Typical attenuation of FTZ wires of 0.4 mm diameter is about 7dB/km in contrast to ETSI wires of 0.4 mm with about 8dB/km.

The transmission ranges can be doubled by inserting a repeater for signal regeneration.

Performance requirements according to ETSI TS 102 080 are met, too.

1 ms frames are transmitted via the U-interface, each consisting of:

- 108 symbols: 144 bit scrambled and coded B1 + B2 + D data

Functional Description

- 11 symbols: Barker code for both symbol and frame synchronization (not scrambled)
- 1 symbol: Ternary maintenance symbol (not scrambled)

The 108 user data symbols are split into four equally structured groups. Each group (27 ternary symbols, resp. 36 bits) contains the user data of two IOM[®]-2 frames in the same order (8B + 8B + 2D + 8B + 8B + 2D).

Different syncwords are used for each direction:

- Downstream from LT to NT + + + - - - + - - + -
- Upstream from NT to LT - + - - + - - - + + +

On the NT side, the transmitted Barker code begins 60 symbols after the received Barker code and vice versa.

Table 6 Frame Structure A for Downstream Transmission LT to NT

1	2	3	4	5	6	7	8	9	10	11	12
D ₁	D ₁	D ₁	D ₁	D ₁	D ₁	D ₁	D ₁	D ₁	D ₁	D ₁	D ₁
13	14	15	16	17	18	19	20	21	22	23	24
D _{1/2}	D _{1/2}	D _{1/2}	D ₂	D ₂	D ₂	D ₂	D ₂	D ₂	D ₂	D ₂	D ₂
25	26	27	28	29	30	31	32	33	34	35	36
D ₂	D ₂	D ₂	D ₃	D ₃	D ₃	D ₃	D ₃	D ₃	D ₃	D ₃	D ₃
37	38	39	40	41	42	43	44	45	46	47	48
D ₃	D ₃	D ₃	D _{3/4}	D _{3/4}	D _{3/4}	D ₄	D ₄	D ₄	D ₄	D ₄	D ₄
49	50	51	52	53	54	55	56	57	58	59	60
D ₄	D ₄	D ₄	D ₄	D ₄	D ₄	D ₅	D ₅	D ₅	D ₅	D ₅	D ₅
61	62	63	64	65	66	67	68	69	70	71	72
D ₅	D ₅	D ₅	D ₅	D ₅	D ₅	D _{5/6}	D _{5/6}	D _{5/6}	D ₆	D ₆	D ₆
73	74	75	76	77	78	79	80	81	82	83	84
D ₆	D ₆	D ₆	D ₆	D ₆	D ₆	D ₆	D ₆	D ₆	D ₇	D ₇	D ₇
85	86	87	88	89	90	91	92	93	94	95	96
M	D ₇	D ₇	D ₇	D ₇	D ₇	D ₇	D ₇	D ₇	D ₇	D _{7/8}	D _{7/8}
97	98	99	100	101	102	103	104	105	106	107	108
D _{7/8}	D ₈	D ₈	D ₈	D ₈	D ₈	D ₈	D ₈	D ₈	D ₈	D ₈	D ₈
109	110	111	112	113	114	115	116	117	118	119	120
D ₈	+	+	+	-	-	-	+	-	-	+	-

Functional Description

D ₁ ... D ₈	Ternary 2B + D data of IOM [®] -2 frames 1 ... 8
M	Maintenance symbol
+, -	Syncword