



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





**T-SMINTI**  
**4B3T Second Gen.**  
**Modular ISDN NT**  
**(Intelligent)**

PEF 82902 Version 1.1

**Wired  
Communications**



Never stop thinking.

**Edition 2001-11-09**

**Published by Infineon Technologies AG,  
St.-Martin-Strasse 53,  
D-81541 München, Germany**

**© Infineon Technologies AG 2001.  
All Rights Reserved.**

**Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

**Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

**Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

**T-SMINTI**

**4B3T Second Gen.**

**Modular ISDN NT**

**(Intelligent)**

**PEF 82902 Version 1.1**

**Wired  
Communications**



Never stop thinking.

Page	Subjects (major changes since last revision)
<b>Table 18</b> <b>Figure 41</b> <b>Chapter 2.4.7.4</b>	Additional C/I-command LTD
<b>Chapter 3.2.3</b> <b>Chapter 4.3</b> <b>Chapter 4.9.4</b>	The Framer / Deframer Loopback (DLB) is no more supported
<b>Chapter 4.3</b>	Reset value of MASKU is FFh (not 00h)
<b>Chapter 4.3</b> <b>Chapter 4.9.8</b>	Reset value of FW-Version is 3Eh
<b>Chapter 4.9.4</b>	Restriction of LOOP.LB1, LB2 and LBBD to Transparent state
<b>Chapter 5.2</b>	Input Leakage Current AIN, BIN: max. 30µA
<b>Chapter 5.4</b>	Reduced power consumption

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at <http://www.infineon.com>



<b>Table of Contents</b>		<b>Page</b>
<b>1</b>	<b>Overview</b> .....	<b>1</b>
1.1	References .....	2
1.2	Features .....	3
1.3	Not Supported are ... ..	4
1.4	Pin Configuration .....	5
1.5	Block Diagram .....	6
1.6	Pin Definitions and Functions .....	7
1.6.1	Specific Pins and Test Modes .....	12
1.7	System Integration .....	13
<b>2</b>	<b>Functional Description</b> .....	<b>16</b>
2.1	Microcontroller Interfaces .....	16
2.1.1	Serial Control Interface (SCI) .....	16
2.1.1.1	Programming Sequences .....	19
2.1.2	Parallel Microcontroller Interface .....	21
2.1.3	Microcontroller Clock Generation .....	23
2.2	Reset Generation .....	23
2.3	IOM <sup>®</sup> -2 Interface .....	27
2.3.1	IOM,-2 Functional Description .....	27
2.3.2	IOM,-2 Handler .....	28
2.3.2.1	Controller Data Access (CDA) .....	30
2.3.2.2	Serial Data Strobe Signal .....	40
2.3.3	IOM,-2 Monitor Channel .....	41
2.3.3.1	Handshake Procedure .....	41
2.3.3.2	Error Treatment .....	45
2.3.3.3	MONITOR Channel Programming as a Master Device .....	47
2.3.3.4	MONITOR Channel Programming as a Slave Device .....	47
2.3.3.5	Monitor Time-Out Procedure .....	48
2.3.3.6	MONITOR Interrupt Logic .....	48
2.3.4	C/I Channel Handling .....	49
2.3.5	D-Channel Access Control .....	51
2.3.5.1	Application Examples for D-Channel Access Control .....	51
2.3.5.2	TIC Bus Handling .....	52
2.3.5.3	Stop/Go Bit Handling .....	53
2.3.5.4	D-Channel Arbitration .....	54
2.3.5.5	State Machine of the D-Channel Arbiter .....	55
2.3.6	Activation/Deactivation of IOM <sup>®</sup> -2 Interface .....	57
2.4	U-Transceiver .....	59
2.4.1	4B3T Frame Structure .....	59
2.4.2	Maintenance Channel .....	63
2.4.3	Coding from Binary to Ternary Data .....	63
2.4.4	Decoding from Ternary to Binary Data .....	64
2.4.4.1	Monitoring of Code Violations .....	65

<b>Table of Contents</b>		<b>Page</b>
2.4.4.2	Block Error Counter (RDS Error Counter) .....	65
2.4.5	Scrambler / Descrambler .....	66
2.4.6	Command/Indication Codes .....	66
2.4.7	State Machine for Activation and Deactivation .....	67
2.4.7.1	State Machine Notation .....	67
2.4.7.2	Awake Protocol .....	68
2.4.7.3	NT State Machine (IEC-T / NTC-T Compatible) .....	71
2.4.7.4	Inputs to the U-Transceiver .....	72
2.4.7.5	Outputs of the U-Transceiver .....	74
2.4.7.6	NT-States .....	75
2.4.8	U-Transceiver Interrupt Structure .....	77
2.5	S-Transceiver .....	79
2.5.1	Line Coding, Frame Structure .....	79
2.5.2	S/Q Channels, Multiframeing .....	81
2.5.3	Data Transfer between IOM,-2 and S0 .....	82
2.5.4	Loopback 2 .....	82
2.5.5	Control of S-Transceiver / State Machine .....	82
2.5.5.1	C/I Codes .....	85
2.5.5.2	State Machine NT Mode .....	87
2.5.5.3	State Machine LT-S Mode .....	91
2.5.6	S-Transceiver Enable / Disable .....	94
2.5.7	Interrupt Structure S-Transceiver .....	95
<b>3</b>	<b>Operational Description</b> .....	<b>96</b>
3.1	Layer 1 Activation/Deactivation .....	96
3.1.1	Generation of 4B3T Signal Elements .....	96
3.1.2	Complete Activation Initiated by Exchange .....	99
3.1.3	Complete Activation Initiated by TE .....	100
3.1.4	Complete Activation Initiated by NT .....	101
3.1.5	Complete Deactivation .....	102
3.1.6	Loop 2 .....	103
3.2	Layer 1 Loopbacks .....	104
3.2.1	Analog Loop-Back S-Transceiver .....	104
3.2.2	Loopback No.2 .....	105
3.2.2.1	Complete Loopback .....	106
3.2.2.2	Loopback No.2 - Single Channel Loopbacks .....	106
3.2.3	Local Loopbacks Featured By the LOOP Register .....	106
3.3	External Circuitry .....	108
3.3.1	Power Supply Blocking Recommendation .....	108
3.3.2	U-Transceiver .....	108
3.3.3	S-Transceiver .....	110
3.3.4	Oscillator Circuitry .....	113
3.3.5	General .....	113

<b>Table of Contents</b>		<b>Page</b>
<b>4</b>	<b>Register Description</b> .....	114
4.1	Address Space .....	114
4.2	Interrupts .....	114
4.3	Register Summary .....	116
4.3.1	Reset of U-Transceiver Functions During Deactivation or with C/I-Code RESET 122	
4.3.2	Mode Register Evaluation Timing .....	123
4.4	Detailed C/I Registers .....	124
4.4.1	MODEH - Mode Register IOM-2 .....	124
4.4.2	CIR0 - Command/Indication Receive 0 .....	124
4.4.3	CIX0 - Command/Indication Transmit 0 .....	126
4.4.4	CIR1 - Command/Indication Receive 1 .....	126
4.4.5	CIX1 - Command/Indication Transmit 1 .....	127
4.5	Detailed S-Transceiver Registers .....	128
4.5.1	S_CONF0 - S-Transceiver Configuration Register 0 .....	128
4.5.2	S_CONF2 - S-Transmitter Configuration Register 2 .....	129
4.5.3	S_STA - S-Transceiver Status Register .....	129
4.5.4	S_CMD - S-Transceiver Command Register .....	130
4.5.5	SQRR - S/Q-Channel Receive Register .....	131
4.5.6	SQXR- S/Q-Channel Transmit Register .....	132
4.5.7	ISTAS - Interrupt Status Register S-Transceiver .....	133
4.5.8	MASKS - Mask S-Transceiver Interrupt .....	134
4.5.9	S_MODE - S-Transceiver Mode .....	134
4.6	Interrupt and General Configuration Registers .....	135
4.6.1	ISTA - Interrupt Status Register .....	135
4.6.2	MASK - Mask Register .....	136
4.6.3	MODE1 - Mode1 Register .....	137
4.6.4	MODE2 - Mode2 Register .....	139
4.6.5	ID - Identification Register .....	139
4.6.6	SRES - Software Reset Register .....	140
4.7	Detailed IOM <sup>®</sup> -2 Handler Registers .....	140
4.7.1	CDAXy - Controller Data Access Register xy .....	140
4.7.2	XXX_TSDPxy - Time Slot and Data Port Selection for CHxy .....	141
4.7.3	CDAX_CR - Control Register Controller Data Access CH1x .....	142
4.7.4	S_CR - Control Register S-Transceiver Data .....	143
4.7.5	CI_CR - Control Register for CI1 Data .....	144
4.7.6	MON_CR - Control Register Monitor Data .....	145
4.7.7	SDS1_CR - Control Register Serial Data Strobe 1 .....	146
4.7.8	SDS2_CR - Control Register Serial Data Strobe 2 .....	147
4.7.9	IOM_CR - Control Register IOM Data .....	148
4.7.10	MCDA - Monitoring CDA Bits .....	149
4.7.11	STI - Synchronous Transfer Interrupt .....	149



<b>Table of Contents</b>		<b>Page</b>
4.7.12	ASTI - Acknowledge Synchronous Transfer Interrupt .....	150
4.7.13	MSTI - Mask Synchronous Transfer Interrupt .....	151
4.8	Detailed MONITOR Handler Registers .....	151
4.8.1	MOR - MONITOR Receive Channel .....	151
4.8.2	MOX - MONITOR Transmit Channel .....	152
4.8.3	MOSR - MONITOR Interrupt Status Register .....	152
4.8.4	MOCR - MONITOR Control Register .....	153
4.8.5	MSTA - MONITOR Status Register .....	154
4.8.6	MCONF - MONITOR Configuration Register .....	154
4.9	Detailed U-Transceiver Registers .....	155
4.9.1	OPMODE - Operation Mode Register .....	155
4.9.2	UCIR - C/I Code Read Register .....	155
4.9.3	UCIW - C/I Code Write Register .....	155
4.9.4	LOOP - Loopback Register .....	156
4.9.5	RDS - Block Error Counter Register .....	157
4.9.6	ISTAU - Interrupt Status Register U-Interface .....	157
4.9.7	MASKU - Mask Register U-Interface .....	158
4.9.8	FW_VERSION .....	159
<b>5</b>	<b>Electrical Characteristics</b> .....	<b>160</b>
5.1	Absolute Maximum Ratings .....	160
5.2	DC Characteristics .....	161
5.3	Capacitances .....	163
5.4	Power Consumption .....	163
5.5	Supply Voltages .....	163
5.6	AC Characteristics .....	165
5.6.1	IOM <sup>®</sup> -2 Interface .....	166
5.6.2	Serial $\mu$ P Interface .....	168
5.6.3	Parallel $\mu$ P Interface .....	169
5.6.4	Reset .....	173
5.6.5	Undervoltage Detection Characteristics .....	174
<b>6</b>	<b>Package Outlines</b> .....	<b>176</b>
<b>7</b>	<b>Appendix: Differences between Q- and T-SMINT,I</b> .....	<b>178</b>
7.1	Pinning .....	179
7.1.1	Pin Definitions and Functions .....	179
7.1.2	LED Pin ACT .....	179
7.2	U-Transceiver .....	180
7.2.1	U-Interface Conformity .....	180
7.2.2	U-Transceiver State Machines .....	181
7.2.3	Command/Indication Codes .....	184
7.2.4	Interrupt Structure .....	185
7.2.5	Register Summary U-Transceiver .....	187

---

<b>Table of Contents</b>		<b>Page</b>
7.3	External Circuitry .....	190
<b>8</b>	<b>Index</b> .....	<b>191</b>

<b>List of Figures</b>		<b>Page</b>
Figure 1	Pin Configuration . . . . .	5
Figure 2	Block Diagram . . . . .	6
Figure 3	Application Example T-SMINT®I: High Feature Intelligent NT. . . . .	13
Figure 4	Control via $\mu$ P Interface . . . . .	14
Figure 5	Control via IOM,-2 Interface . . . . .	15
Figure 6	Serial Control Interface Timing . . . . .	18
Figure 7	Serial Command Structure. . . . .	19
Figure 8	Direct/Indirect Register Address Mode . . . . .	22
Figure 9	Reset Generation of the T-SMINT,I . . . . .	24
Figure 10	IOM®-2 Frame Structure of the T-SMINT,I . . . . .	27
Figure 11	Architecture of the IOM,-2 Handler . . . . .	29
Figure 12	Data Access via CDAX0 and CDAX1 register pairs . . . . .	31
Figure 13	Examples for Data Access via CDAXy Registers. . . . .	32
Figure 14	Data Access when Looping TSa from DU to DD . . . . .	33
Figure 15	Data Access when Shifting TSa to TSb on DU (DD). . . . .	34
Figure 16	Example for Monitoring Data . . . . .	35
Figure 17	Interrupt Structure of the Synchronous Data Transfer. . . . .	38
Figure 18	Examples for the Synchronous Transfer Interrupt Control with one STIxy enabled. . . . .	39
Figure 19	Data Strobe Signal Generation . . . . .	40
Figure 20	MONITOR Channel Protocol (IOM®-2) . . . . .	43
Figure 21	Monitor Channel, Transmission Abort requested by the Receiver. . . . .	46
Figure 22	Monitor Channel, Transmission Abort requested by the Transmitter. . . . .	46
Figure 23	Monitor Channel, Normal End of Transmission . . . . .	46
Figure 24	MONITOR Interrupt Structure . . . . .	49
Figure 25	CIC Interrupt Structure. . . . .	50
Figure 26	D-Channel Arbitration: $\mu$ C with HDLC and Direct Access to TIC Bus . . . . .	51
Figure 27	D-Channel Arbitration: $\mu$ C with HDLC and no Access to TIC Bus . . . . .	52
Figure 28	Structure of Last Octet of Ch2 on DU . . . . .	53
Figure 29	Structure of Last Octet of Ch2 on DD . . . . .	54
Figure 30	State Machine of the D-Channel Arbiter (Simplified View). . . . .	56
Figure 31	Deactivation of the IOM®-2 Clocks . . . . .	58
Figure 32	State Diagram Example . . . . .	68
Figure 33	Awake Procedure initiated by the LT . . . . .	69
Figure 34	Awake Procedure initiated by the NT. . . . .	69
Figure 35	NT State Machine (IEC-T/NTC-T Compatible). . . . .	71
Figure 36	Interrupt Structure U-Transceiver . . . . .	78
Figure 37	S/T -Interface Line Code . . . . .	79
Figure 38	Frame Structure at Reference Points S and T (ITU I.430). . . . .	80
Figure 39	S-Transceiver Control . . . . .	83
Figure 40	State Diagram Notation . . . . .	84
Figure 41	State Machine NT Mode . . . . .	87



<b>List of Figures</b>		<b>Page</b>
Figure 42	State Machine LT-S Mode . . . . .	91
Figure 43	Interrupt Structure S-Transceiver. . . . .	95
Figure 44	Activation Initiated by Exchange . . . . .	99
Figure 45	Activation Initiated by TE . . . . .	100
Figure 46	Activation Initiated by NT . . . . .	101
Figure 47	Complete Deactivation. . . . .	102
Figure 48	Loop 2 . . . . .	103
Figure 49	Test Loopbacks . . . . .	104
Figure 50	External Loop at the S/T-Interface . . . . .	105
Figure 51	Complete Loopback Options in NT-Mode . . . . .	106
Figure 52	Loopbacks Featured by Register LOOP . . . . .	107
Figure 53	Power Supply Blocking . . . . .	108
Figure 54	External Circuitry U-Transceiver with External Hybrid. . . . .	109
Figure 55	External Circuitry S-Interface Transmitter . . . . .	112
Figure 56	External Circuitry S-Interface Receiver . . . . .	112
Figure 57	Crystal Oscillator . . . . .	113
Figure 58	Address Space. . . . .	114
Figure 59	T-SMINT,I Interrupt Status Registers. . . . .	115
Figure 60	Maximum Sinusoidal Ripple on Supply Voltage . . . . .	164
Figure 61	Input/Output Waveform for AC Tests. . . . .	165
Figure 62	IOM <sup>®</sup> -2 Interface - Bit Synchronization Timing . . . . .	166
Figure 63	IOM <sup>®</sup> -2 Interface - Frame Synchronization Timing . . . . .	166
Figure 64	Serial Control Interface . . . . .	168
Figure 65	Microprocessor Read Cycle. . . . .	169
Figure 66	Microprocessor Write Cycle . . . . .	169
Figure 67	Multiplexed Address Timing. . . . .	169
Figure 68	Non-Multiplexed Address Timing . . . . .	170
Figure 69	Microprocessor Read Timing. . . . .	170
Figure 70	Microprocessor Write Cycle . . . . .	170
Figure 71	Non-Multiplexed Address Timing . . . . .	171
Figure 72	Reset Input Signal . . . . .	173
Figure 73	Undervoltage Control Timing . . . . .	174
Figure 74	NTC-Q Compatible State Machine Q-SMINT,I: 2B1Q . . . . .	181
Figure 75	Simplified State Machine Q-SMINT,I: 2B1Q . . . . .	182
Figure 76	IEC-T/NTC-T Compatible State Machine T-SMINT,I: 4B3T . . . . .	183
Figure 77	Interrupt Structure U-Transceiver Q-SMINT,I: 2B1Q . . . . .	185
Figure 78	Interrupt Structure U-Transceiver T-SMINT,I: 4B3T . . . . .	186
Figure 79	External Circuitry Q- and T-SMINT,I . . . . .	190

<b>List of Tables</b>	<b>Page</b>
Table 1	NT Products of the 2nd Generation . . . . . 1
Table 2	Pin Definitions and Functions . . . . . 7
Table 3	ACT States. . . . . 12
Table 4	Interface Selection for the T-SMINT,I. . . . . 16
Table 5	Header Byte Code . . . . . 19
Table 6	Bus Operation Modes . . . . . 21
Table 7	MCLK Frequencies . . . . . 23
Table 8	Reset Source Selection . . . . . 25
Table 9	Examples for Synchronous Transfer Interrupts . . . . . 37
Table 10	Transmit Direction . . . . . 42
Table 11	Receive Direction. . . . . 42
Table 12	T-SMINT,I Configuration Settings in Intelligent NT Applications . . . . . 55
Table 13	Frame Structure A for Downstream Transmission LT to NT . . . . . 61
Table 14	Frame Structure B for Upstream Transmission NT to LT. . . . . 62
Table 15	MMS 43 Coding Table . . . . . 63
Table 16	4B3T Decoding Table . . . . . 64
Table 17	Active States . . . . . 65
Table 18	C/I Codes. . . . . 66
Table 19	Differences to the former NT-SM of the IEC-T/NTC-T. . . . . 72
Table 20	Timers . . . . . 73
Table 21	M Symbol Output . . . . . 75
Table 22	Signal Output on Uk0 in State Test . . . . . 75
Table 23	C/I-Code Output. . . . . 75
Table 24	S/Q-Bit Position Identification and Multi-Frame Structure . . . . . 81
Table 25	4B3T Signal Elements . . . . . 96
Table 26	Generation of the 4B3T Signal Elements. . . . . 97
Table 27	S/T-Interface Signals . . . . . 98
Table 28	U-Transformer Parameters . . . . . 109
Table 29	S-Transformer Parameters . . . . . 111
Table 30	Crystal Parameters . . . . . 113
Table 31	Reset of U-Transceiver Functions During Deactivation or with C/I-Code RESET . . . . . 123
Table 32	Mode Register with Immediate Evaluation and Execution. . . . . 123
Table 33	Maximum Input Currents . . . . . 160
Table 34	S-Transceiver Characteristics . . . . . 161
Table 35	U-Transceiver Characteristics . . . . . 162
Table 36	Pin Capacitances . . . . . 163
Table 37	Reset Input Signal Characteristics. . . . . 173
Table 38	Parameters of the UVD/POR Circuit . . . . . 174
Table 39	Design Number . . . . . 178
Table 41	ACT States. . . . . 179

# 1 Overview

The **PEB 82902** (T-SMINT<sup>®</sup>I) offers U-transceiver, S-transceiver and an IOM<sup>®</sup>-2 interface. A microcontroller interface provides access to both transceivers as well as the IOM<sup>®</sup>-2 interface.

However, as opposed to its bigger brother T-SMINT<sup>®</sup>IX, the T-SMINT<sup>®</sup>I does not have an HDLC controller. Main target applications of the T-SMINT<sup>®</sup>I are intelligent NT applications where the HDLC controller(s) is (are) provided by the microcontroller. An example for such a microcontroller is the Infineon UTAH chip which features four flexible HDLC controllers.

**Table 1** on **Page 1** summarizes the 2nd generation NT products.

**Table 1 NT Products of the 2nd Generation**

	<b>PEF 80902</b>	<b>PEF 81902</b>	<b>PEF 82902</b>
	<b>T-SMINT<sup>®</sup>O</b>	<b>T-SMINT<sup>®</sup>IX</b>	<b>T-SMINT<sup>®</sup>I</b>
Package	P-MQFP-44	P-MQFP-64 P-TQFP-64	P-MQFP-64 P-TQFP-64
Register access	no	U+S+HDLC+ IOM <sup>®</sup> -2	U+S+IOM <sup>®</sup> -2
Access via	n.a	parallel (or SCI or IOM <sup>®</sup> -2)	parallel (or SCI or IOM <sup>®</sup> -2)
MCLK, watchdogtimer, SDS, BCL, D-channel arbitration, IOM <sup>®</sup> -2 access and manipulation etc. provided	no	yes	yes
HDLC controller	no	yes	no
NT1 mode available	yes (only)	no	no



## 1.1 References

- [1] TS 102 080, Transmission and Multiplexing; ISDN basic rate access; Digital transmission system on metallic local lines, ETSI, November 1998
- [2] FTZ 1 TR 220 Technische Richtlinie, Spezifikation der ISDN Schnittstelle Uk0 Schicht 1, Deutsche Telecom AG, August 1991
- [3] TS 0284/96 Technische Spezifikation Intelligenter Netzabschluß (iNT) mit den Funktionen eines Terminaladapters TA 2a/b (ohne Internverkehr), Deutsche Telekom AG, März 2001
- [4] pr ETS 300 012 Draft, ISDN; Basic User Network Interface (UNI), ETSI, November 1996
- [5] T1.605-1991, ISDN-Basic Access Interface for S and T Reference Points (Layer 1 Specification), ANSI, 1991
- [6] I.430, ISDN User-Network Interfaces: Layer 1 Recommendations, ITU, November 1988
- [7] IEC-T, ISDN Echocancellation Circuit, PEB 20901 (IEC - TD) / PEB 20902 (IEC - TA), preliminary Target Specification 11.88, Siemens AG, 1988
- [8] SBCX, S/T Bus Interface Circuit Extended, PEB 2081 V3.4, User's Manual 11.96, Siemens AG, 1996
- [9] NTC-T, Network Termination Controller (4B3T), PEB 8090 V1.1, Data Sheet 06.98, Siemens AG, 1998
- [10] INTC-Q, Intelligent Network Termination Controller (2B1Q), PEB 8191 V1.1, Data Sheet 10.97, Siemens AG, 1997
- [11] Q-SMINTO, 2B1Q Second Gen. **Modular ISDN NT (Ordinary)**, PEF 80912  
Q-SMINTIX, 2B1Q Second Gen. **Modular ISDN NT (Intelligent eXtended)**, PEF 81912  
Q-SMINTI, 2B1Q Second Gen. **Modular ISDN NT (Intelligent)**, PEF 82912 V1.3, Data Sheets 03.01, Infineon AG, 2001
- [12] IOM<sup>®</sup>-2 Interface Reference Guide, Siemens AG, 03.91
- [13] SCOUT-S(X), Siemens Codec with S/T-Transceiver, PSB 2138x V1.1, Preliminary Data Sheet 08.98, Infineon Technologies AG, 1999
- [14] PITA, PCI Interface for Telephony/Data Applications V0.3, SICAN GmbH, September 1997
- [15] Dual Channel SLICOFI-2, HV-SLIC; DUSLIC; PEB3265, 4265, 4266; Data Sheet DS2, Infineon Technologies, July 2000.

# T-SMINT<sup>®</sup>I

## 4B3T Second Gen. Modular ISDN NT (Intelligent)

PEF 82902



Version 1.1

CMOS

### 1.2 Features

#### Features known from the PEB 8090

- U-transceiver and S-transceiver on one chip
- U-interface (4B3T) conform to ETSI [1] and FTZ [2]:
  - Meets all transmission requirements on all ETSI and FTZ loops with margin
- S/T-interface conform to ETSI [4], ANSI [5] and ITU [6]
  - Supports point-to-point and bus configurations
  - Meets and exceeds all transmission requirements
- Access to IOM<sup>®</sup>-2 C/I and Monitor channels
- Power-on reset and Undervoltage Detection with no external components
- ESD robustness 2kV



#### New Features

- Conforms to 'Technische Spezifikation Intelligenter Netzabschluß (iNT) mit den Funktionen eines Terminaladapters TA 2a/b' of Deutsche Telekom AG [3]
- Perfectly suited for high-end intelligent NTs that require multiple HDLC controllers
- Pin compatible with Q-SMINT<sup>®</sup>I (2nd Generation)
- Parallel or serial  $\mu$ P-interface
  - Siemens/Intel non-multiplexed (direct or indirect addressing (SCOUT))
  - Siemens/Intel multiplexed
  - Motorola
  - programmable MCLK (can be disabled) (SCOUT)

Type	Package
PEF 82902	P-MQFP-64
PEF 82902	P-TQFP-64

- Enhanced IOM<sup>®</sup>-2 interface
  - Timeslot access and manipulation (SCOUT)
  - BCL output; programmable and flexible strobes SDS1/2, e.g. active during several timeslots.
  - Optional: All registers can be read and written to via new Monitor channel concept
  - External Awake ( $\overline{\text{EAW}}$ )
- Optional: Implementation of S-transceiver statemachine in software
- Power Down and reset states (e.g. S-transceiver) for individual circuits
- Automatic D-channel arbitration between S-bus and external HDLC controller
- Priority setting (8/10) for off-chip HDLC controller
- Pin Vref and the according external capacitor removed
- Inputs accept 3.3V and 5V
- I/O (open drain) accepts pull-up to 3.3V<sup>1)</sup>
- Lowest power consumption due to
  - Low power CMOS technology (0.35 $\mu$ )
  - Newly optimized low power libraries
  - High output swing on U- and S-line interface leads to minimized power consumption
  - Single 3.3 Volt power supply

### 1.3 Not Supported are ...

- No integrated hybrid is provided by the T-SMINT<sup>®</sup>I. Therefore, an external hybrid is always required, which consists of only two additional resistors as compared to an integrated hybrid, but allows for more flexibility in board design.
- On-chip HDLC controller
- Auxiliary IOM<sup>®</sup>-2 interface
- SRA (capacitive receiver coupling is not suited for S-feeding)
- NT-Star with star point on the IOM<sup>®</sup>-2 bus (already not supported in NTC-T).
- No access to S2-5 channels. Access only to S1 and Q channel as in Scout-S. No selection between transparent and non-auto mode provided.

---

<sup>1)</sup> Pull-ups to 5V must be avoided. A so-called 'hot-electron-effect' would lead to long term degradation.



### 1.4 Pin Configuration




Figure 1 Pin Configuration

### 1.5 Block Diagram




Figure 2 Block Diagram

## 1.6 Pin Definitions and Functions

**Table 2 Pin Definitions and Functions**

	Pin	Symbol	Type	Function
	2	VDDa_UR	–	Supply voltage for U-Receiver (3.3 V ± 5 %)
	1	VSSa_UR	–	Analog ground (0 V) U-Receiver
	62	VDDa_UX	–	Supply voltage for U-Transmitter (3.3 V ± 5 %)
	63	VSSa_UX	–	Analog ground (0 V) U-Transmitter
	51	VDDa_SR	–	Supply voltage for S-Receiver (3.3 V ± 5 %)
	52	VSSa_SR	–	Analog ground (0 V) S-Receiver
	46	VDDa_SX	–	Supply voltage for S-Transmitter (3.3 V ± 5 %)
	45	VSSa_SX	–	Analog ground (0 V) S-Transmitter
	29	VDDD	–	Supply voltage digital circuits (3.3 V ± 5 %)
	30	VSSD	–	Ground (0 V) digital circuits
	13	VDDD	–	Supply voltage digital circuits (3.3 V ± 5 %)
	14	VSSD	–	Ground (0 V) digital circuits
	32	FSC	O	<b>Frame Sync:</b> 8-kHz frame synchronization signal
	31	DCL	O	<b>Data Clock:</b> IOM <sup>®</sup> -2 interface clock signal (double clock): 1.536 MHz
	35	BCL	O	<b>Bit Clock:</b> The bit clock is identical to the IOM <sup>®</sup> -2 data rate (768 kHz)
	33	DD	I/O OD	<b>Data Downstream:</b> Data on the IOM <sup>®</sup> -2 interface
	34	DU	I/O OD	<b>Data Upstream:</b> Data on the IOM <sup>®</sup> -2 interface



**Table 2 Pin Definitions and Functions (cont'd)**

	Pin	Symbol	Type	Function
	8	SDS1	O	<b>Serial Data Strobe1:</b> Programmable strobe signal for time slot and/or D-channel indication on IOM <sup>®</sup> -2
	7	SDS2	O	<b>Serial Data Strobe2:</b> Programmable strobe signal for time slot and/or D-channel indication on IOM <sup>®</sup> -2
	12	$\overline{\text{CS}}$	I	<b>Chip Select:</b> A low level indicates a microcontroller access to the T-SMINT <sup>®</sup> I
	26 26	SCLK AD5	I I/O	<b>Serial Clock:</b> Clock signal of the SCI interface if a serial interface is selected <b>Multiplexed Bus Mode:</b> <b>Address/data bus</b> Address/data line AD5 if the parallel interface is selected <b>Non-Multiplexed Bus Mode:</b> <b>Data bus</b> Data line D5 if the parallel interface is selected
	27 27	SDR AD6	I I/O	<b>Serial Data Receive:</b> Receive data line of the SCI interface if a serial interface is selected <b>Multiplexed Bus Mode:</b> <b>Address/data bus</b> Address/data line AD6 if the parallel interface is selected <b>Non-Multiplexed Bus Mode:</b> <b>Data bus</b> Data line D6 if the parallel interface is selected

**Table 2 Pin Definitions and Functions (cont'd)**

	Pin	Symbol	Type	Function
	28	SDX	OD/O	<b>Serial Data Transmit:</b> Transmit data line of the SCI interface if a serial interface is selected
	28	AD7	I/O	<b>Multiplexed Bus Mode:</b> <b>Address/data bus</b> Address/data line AD7 if the parallel interface is selected <b>Non-Multiplexed Bus Mode:</b> <b>Data bus</b> Data line D7 if the parallel interface is selected
	21 22 23 24 25	AD0 AD1 AD2 AD3 AD4	I/O I/O I/O I/O I/O	<b>Multiplexed Bus Mode:</b> <b>Address/data bus</b> Transfers addresses from the microcontroller to the T-SMINT <sup>®</sup> I and data between the microcontroller and the T-SMINT <sup>®</sup> I. <b>Non-Multiplexed Bus Mode:</b> <b>Data bus.</b> Transfers data between the microcontroller and the T-SMINT <sup>®</sup> I (data lines D0-D4).
	36 37 38 39 40 53 54	A0 A1 A2 A3 A4 A5 A6	I I I I I I I	<b>Non-Multiplexed Bus Mode:</b> Address bus transfers addresses from the microcontroller to the T-SMINT <sup>®</sup> I. For indirect address mode only A0 is valid. <b>Multiplexed Bus Mode</b> Not used in multiplexed bus mode. In this case A0-A6 should directly be connected to VDD.
	11	$\overline{\text{RD}}$ $\overline{\text{DS}}$	I I	<b>Read</b> Indicates a read access to the registers (Intel bus mode). <b>Data Strobe</b> The rising edge marks the end of a valid read or write operation (Motorola bus mode).

**Table 2 Pin Definitions and Functions (cont'd)**

Pin	Symbol	Type	Function
10	$\overline{WR}$  $R/\overline{W}$	I  I	<b>Write</b> Indicates a write access to the registers (Intel bus mode). <b>Read/Write</b> A HIGH identifies a valid host access as a read operation and a LOW identifies a valid host access as a write operation (Motorola bus mode).
9	ALE	I	<b>Address Latch Enable</b> An address on the external address/data bus (multiplexed bus type only) is latched with the falling edge of ALE. ALE also selects the microcontroller interface type (multiplexed or non multiplexed).
5	$\overline{RST}$	I	<b>Reset:</b> Low active reset input. Schmitt-Trigger input with hysteresis of typical 360mV. Tie to '1' if not used.
6	$\overline{RSTO}$	OD	<b>Reset Output:</b> Low active reset output.
15	$\overline{INT}$	OD	<b>Interrupt Request:</b> $\overline{INT}$ becomes active if the T-SMINT <sup>®</sup> I requests an interrupt.
18	MCLK	O	<b>Microcontroller Clock:</b> Clock output for the microcontroller
20	$\overline{EAW}$	I	<b>External Awake:</b> A low level on $\overline{EAW}$ during power down activates the clock generation of the T-SMINT <sup>®</sup> I, i.e. the IOM <sup>®</sup> -2 interface provides FSC, DCL and BCL for read and write access. <sup>1)</sup>
43	SX1	O	<b>S-Bus Transmitter Output (positive)</b>
44	SX2	O	<b>S-Bus Transmitter Output (negative)</b>
47	SR1	I	<b>S-Bus Receiver Input</b>

**Table 2 Pin Definitions and Functions (cont'd)**

	Pin	Symbol	Type	Function
	48	SR2	I	<b>S-Bus Receiver Input</b>
	60	XIN	I	<b>Crystal 1:</b> Connected to a 15.36 MHz crystal
	59	XOUT	O	<b>Crystal 2:</b> Connected to a 15.36 MHz crystal
	64	AOUT	O	<b>Differential U-interface Output</b>
	61	BOUT	O	<b>Differential U-interface Output</b>
	3	AIN	I	<b>Differential U-interface Input</b>
	4	BIN	I	<b>Differential U-interface Input</b>
	49	$\overline{\text{VDDDET}}$	I	<b>VDD Detection:</b> This pin selects if the $V_{DD}$ detection is active ('0') and reset pulses are generated on pin $\overline{\text{RSTO}}$ or whether it is deactivated ('1') and an external reset has to be applied on pin $\overline{\text{RST}}$ .
	17	$\overline{\text{ACT}}$	O	<b>Activation LED.</b> Indicates the activation status of U- and S-transceiver. Can directly drive a LED (4mA).
	42	TP1	I	<b>Test Pin 1.</b> Used for factory device test. Tie to 'V <sub>SS</sub> '
	50	TP2	I	<b>Test Pin 2.</b> Used for factory device test. Tie to 'V <sub>SS</sub> '
	16, 19, 41, 55			Tie to '1'
	56, 57, 58	res		<b>Reserved</b> These pins are reserved for future use. Do not connect.

 1) This function of pin  $\overline{\text{EAW}}$  is different to that defined in Ref. [13]

I: Input

O: Output (Push-Pull)

OD: Output (Open Drain)

### 1.6.1 Specific Pins and Test Modes

#### LED Pin $\overline{\text{ACT}}$

A LED can be connected to pin  $\overline{\text{ACT}}$  to display four different states (off, slow flashing, fast flashing, on). It displays the activation status of the U- and S-transceiver according to [Table 3](#). or it is programmable via two bits (LED1 and LED2 in register MODE2).

**Table 3 ACT States**

Pin $\overline{\text{ACT}}$	LED	U_Deactivated	U_Activated	S_Activated
V <sub>DD</sub>	OFF	1	x	x
2Hz (1 : 1)*	fast flashing	0	0	x
1Hz (3 : 1)*	slow flashing	0	1	0
GND	ON	0	1	1

Note: \* denotes the duty cycle 'high' : 'low'.

with:

**U\_Deactivated:** 'Deactivated State' as defined in [Chapter 2.4.7.6](#).

**U\_Activated:** 'SBC Synchronizing', 'Wait for Info U4H', and 'Transparent' as defined in [Chapter 2.4.7.6](#).

**S-Activated:** 'Activated State' as defined in [Chapter 2.5.5.2](#).


Note: Optionally, pin  $\overline{\text{ACT}}$  can drive a second LED with inverse polarity (connect this additional LED to 3.3V only).

#### Test Modes

The test patterns on the S-interface ('2 kHz Single Pulses', '96 kHz Continuous Pulses') and on the U-interface ('Data Through', 'Send Single Pulses',) are invoked via C/I codes (TM1, TM2, DT, SSP). Setting SRES.RES\_U to '1' forces the U-transceiver into test mode 'Quiet Mode' (QM), i.e. the U-transceiver is hardware reset.



## 1.7 System Integration



**Figure 3 Application Example T-SMINTI®: High Feature Intelligent NT**

The U-transceiver, the S-transceiver and the IOM<sup>®</sup>-2 channels can be controlled and monitored via:

- a) the parallel or serial microprocessor interface
  - Access of on-chip registers via  $\mu$ P interface Address/Data format
  - Activation/Deactivation control of U- and S-transceiver via  $\mu$ P interface and C/I handler
  - T-SMINTI<sup>®</sup>I is Monitor channel master
  - TIC bus is transparent on IOM<sup>®</sup>-2 interface and is used for D-channel arbitration between S-transceiver and off-chip HDLC controllers.