

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











# VI BRICK® PFM® PF175B480C033FP-00

CSU'US ROHS CTUV US CE





## Isolated AC-DC Converter with PFC

#### **Features**

- Isolated AC-to-DC converter with PFC
- Low profile
- Power Density: 243 W/in<sup>3</sup> 330 W in 3.67 in<sup>2</sup> footprint
- High efficiency (~93%) over world-wide AC mains
  - Rectified 85 264 VAC
- Secondary-side energy storage
- Simplified mounting and thermal management
- SELV 48 V Output
  - Efficient power distribution to POL converters
  - 3,000 VAC / 4,242 VDC isolation
- PFC (THD) exceeds EN61000-3-2 requirements
- ZVS high frequency (MHz) switching
- Low profile, high density filtering
- 100°C baseplate operation

#### **Typical Applications**

- Telecom (WiMAX, Power Amplifiers, Optical Switches)
- Automatic Test Equipment (ATE)
- LED lighting

Actual Size:

- High Efficiency Server Power
- Office equipment (Printers, Copiers, Projectors)
- Industrial Equipment (Process Controllers, Material Handling, Factory Automation)
- Switch Mode Power Supplies (SMPS)

#### **Product Overview**

The VI BRICK® PFM® Isolated AC-DC Converter with PFC is an AC-to-DC converter, operating from a rectified universal AC input to generate an isolated 48 Vdc output bus with power factor correction. With its ZVS high frequency Adaptive Cell™ topology, the VI BRICK PFM converter consistently delivers high efficiency across worldwide AC mains. Modular PFM converters and downstream DC-DC VI BRICK products support secondary-side energy storage and efficient power distribution at 48 V, providing superior power system performance and connectivity from the wall plug to the point-of-load.

## **Major Specifications**


	V <sub>IN</sub>	85 – 264 V <sub>AC</sub> (rectified)
	V <sub>OUT</sub>	48 V <sub>DC</sub> (isolated)
-	P <sub>OUT</sub>	330 W

#### Nomenclature

Fund	tion		ut Volt esignat	_	Package Size		out Vo it (V) (	_	Temperature Grade		put Po t (W) (		Baseplate	Pin Style		Revi	ision
Р	F	1	7	5	В	4	8	0	С	0	3	3	F	Р	-	0	0
	U	nivers	al (85-2	264 Va	c)	Grade C = T = M =	-20 -40	erating to 100 to 100 to 100	0°C -40 to 12 0°C -40 to 12	25°C 25°C		F = SI	otted Flang	e	n hole		



## Typical Application: Universal AC Input, Quad Output, 300W Power Supply



#### 1.0 ABSOLUTE MAXIMUM RATINGS

The Absolute Maximum Ratings below are stress ratings only.

Operation at or beyond these maximum ratings can cause permanent damage to device. Electrical specifications do not apply when operating beyond rated operating conditions. Positive pin current represents current flowing out of the pin.

PARAMETER	MIN	MAX	UNIT	NOTES
Input voltage (+In to -In)	0	600	Vpk	1 ms max
Input voltage (+In to -In)	0	385	Vpk	Continuous
Input voltage slew rate	-25	25	V/µs	Common Mode and Differential Mode
RSV1 to -IN	-0.3	5.3	V <sub>DC</sub>	Do not connect to this pin
EN to -IN	-0.3	5.3	V <sub>DC</sub>	5 V tolerant 3.3 V logic
RSV3 to -IN	-0.3	5.3	V <sub>DC</sub>	Do not connect to this pin
Output voltage (+Out to -Out)	-0.5	57.0	V <sub>DC</sub>	
Output current	0.0	10.2	А	
TEMPERATURE				
Operating junction	-55	125	°C	Worst case semiconductor
Operating temperature	-20	100	°C	C-Grade; baseplate
	-40	100	°C	T-Grade; baseplate
	-55	100	°C	M-Grade; baseplate
Storage temperature	-40	125	°C	C-Grade
	-40	125	°C	T-Grade
	-65	125	°C	M-Grade
DIELECTRIC WITHSTAND				
Dielectric Withstand Input – Output	3000		$V_{RMS}$	
Dielectric Withstand Input – Base	1500		$V_{RMS}$	
Dielectric Withstand Output – Base	1500		V <sub>RMS</sub>	

## 2.0 ELECTRICAL CHARACTERISTICS

Specifications apply over all line and load conditions, 50 Hz and 60 Hz line frequencies,  $T_C=25^{\circ}$ C, unless otherwise noted. **Boldface** specifications apply over the temperature range of the specified product grade.  $C_{OUT}$  is 6800  $\mu$ F +/- 20% unless otherwise specified.

.0 Electrical Characterist						
ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
POWER INPUT SPECIFICATION						
Input voltage range,						
continuous operation	V <sub>IN</sub>		85		264	$V_{RMS}$
Input voltage range,						
transient, non-operational (peak)	V <sub>IN</sub>	1 ms			600	V
Input voltage cell reconfiguration						
low-to-high threshold	V <sub>IN-CR+</sub>			145	148	$V_{RMS}$
Input voltage cell reconfiguration						
high-to-low threshold	V <sub>IN-CR-</sub>		132	135		$V_{RMS}$
Input voltage slew rate	d∨ <sub>IN</sub> /dt	Common Mode and Differential Mode	-25		25	V/µs
Input current (peak)	I <sub>INRP</sub>	Common Wode and Differential Wode			12	A
Source line frequency range	fline		47		63	Hz
Power factor	PF	Input power >100 W		0.9		-
Input inductance, maximum	L <sub>IN</sub>	Differential mode inductance, common			1	mH
	IIN	mode inductance may be higher				
Input capacitance, maximum	C <sub>IN</sub>	After bridge rectifier, between +IN and - IN			1.5	μF
						•
NO LOAD SPECIFICATION						
Input power – no load, maximum	P <sub>NL</sub>	EN floating, see Figure 6		1.1	1.5	W
Input power – disabled, maximum	P <sub>Q</sub>	EN pulled low, see Figure 7			1.6	W
<u> </u>						
POWER OUTPUT SPECIFICATION						
Output voltage set point	V <sub>OUT</sub>	Vin = 230 Vrms, 10% Load	47.5	49	50.5	V
Output voltage, no load	V <sub>OUT-NL</sub>	Over all operating steady state line conditions	46	51.5	55	V
Output voltage range (transient)	V <sub>OUT</sub>	Non-faulting abnormal line and load transient conditions	30		55	V
Output power	P <sub>OUT</sub>	See Figure 1, SOA			330	W
		V <sub>IN</sub> = 230 V, full load, exclusive of input rectifier losses	92	93.5		%
Efficiency	η	85 V < V <sub>IN</sub> < 264 V, full load,	91			%
	'1	exclusive of input rectifier losses	J.			/0
		85 V < V <sub>IN</sub> < 264 V, 75% load, exclusive of input rectifier losses	92			%
Output voltage ripple, switching frequency	V <sub>OUT-PP-HF</sub>	Over all operating steady-state line and load conditions, 20 MHz BW, measured at C3, Figure 29		100	300	mV
Output voltage ripple line frequency	VOUT-PP-LF	Over all operating steady-state line and load conditions, 20 MHz BW		3.8	5	V
Output capacitance (external)	C <sub>OUT-EXT</sub>		6000		12000	μF
Output turn-on delay	Ton	From V <sub>IN</sub> applied, EN floating From EN pin release, V <sub>IN</sub> applied		400	1000	ms
Start-up setpoint aquisition time	T <sub>SS</sub>	Full load		400	500	ms
Cell reconfiguration response time	T <sub>CR</sub>	Full load		5.5	11	ms
Voltage deviation (transient)	%V <sub>OUT-TRANS</sub>	I dii lodd		٥.٥	8	%
Recovery time	T <sub>TRANS</sub>			250	500	ms
Line regulation	"TRANS %V <sub>OUT-LINE</sub>	Full load		0.5	1	%
Load regulation	%V <sub>OUT-LOAD</sub>	10% to 100% load		0.5	1	——————————————————————————————————————
LOGG (CGGIGGO)	, , ο ν ωι ΙΙ <b>–</b> Ι ( ) Δ D	10 /0 10 100 /0 1000		0.5		/0



## 2.0 ELECTRICAL CHARACTERISTICS (CONT.)

ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
POWER OUTPUT SPECIFICATION (CONTINUED)						
Output current (transient)	I <sub>OUT-PK</sub>	20 ms duration, average power ≤P <sub>OUT</sub> , max			10.2	А
Output switching cycle charge	Q <sub>TOT</sub>				13.5	μC
Output inductance (parasitic)	L <sub>OUT-PAR</sub>	Frequency @ 1 MHz, simulated J-lead model		1		nH
Output capacitance (internal)	C <sub>OUT-INT</sub>	Effective value at nominal output voltage		7		μF
Output capacitance (internal ESR)	R <sub>COUT</sub>			0.5		mΩ
POWERTRAIN PROTECTIONS						
Input undervoltage turn-on	V <sub>IN-UVLO+</sub>	See Timing Diagram		74	83	V <sub>RMS</sub>
nput undervoltage turn-off	V <sub>IN-UVLO-</sub>		65	71		V <sub>RMS</sub>
nput overvoltage turn-on	V <sub>IN-OVLO-</sub>	See Timing Diagram	265	270		V <sub>RMS</sub>
nput overvoltage turn-off	V <sub>IN-OVLO+</sub>			273	283	V <sub>RMS</sub>
Output overvoltage threshold	V <sub>OUT-OVLO+</sub>	Instantaneous, latched shutdown	55.3	56.6	59.0	V
Upper start/restart temperature threshold (case)	T <sub>CASE-OTP-</sub>		100			°C
Overtemperature shutdown threshold (internal)	T <sub>J-OTP+</sub>		130			°C
Overtemperature shutdown threshold (case)	T <sub>CASE-OTP+</sub>			110		°C
Undertemperature shutdown	T <sub>CASE-UTP</sub> -	T, C Grades		-61		°C
chreshold (case)	'CASE-UTP-	M Grade		-73		
Lower start / restart temperature	T <sub>CASE-UTP+</sub>	T, C Grades		-52		°C
threshold (case)		M Grade		-65		
Overcurrent blanking time	T <sub>OC</sub>	Based on line frequency	400	460	550	ms
nput overvoltage response time	T <sub>POVP</sub>				6	μs
nput undervoltage response time	T <sub>UVLO</sub>	Based on line frequency	27	39	51	ms
Output overvoltage response time	T <sub>SOVP</sub>	Powertrain on	60	120	180	μs
Short circuit response time	T <sub>SC</sub>	Powertrain on, operational state		60	120	μs
Fault retry delay time	T <sub>OFF</sub>	See Timing Diagram		10		S
Output power limit	P <sub>PROT</sub>		330			W




Figure 1 — DC output safe operating area




Figure 2 — Full load efficiency vs. line voltage

#### 3.0 SIGNAL CHARACTERISTICS

Specifications apply over all line and load conditions, 50 Hz and 60 Hz line frequencies,  $T_C=25^{\circ}$ C, unless otherwise noted. **Boldface** specifications apply over the temperature range of the specified product grade.  $C_{OUT}$  is 6800  $\mu$ F +/- 20% unless otherwise specified.

## 3.0 Signal Characteristics

ΕN	Δ	ы.	Е	в	7

The EN pin enables and disables the PFM® converter; when held below 0.8 V the unit will be disabled.

The EN pin can reset the PFM converter after a latching OVP event.

- The EN pin voltage is 3.3 V during normal operation.
- The EN pin is referenced to the –IN pin of the converter.

'		3							
SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT	
	Startup	EN enable threshold	V <sub>EN_EN</sub>		2.31			V	
		EN disable time	t <sub>EN_DIS</sub>	From any point in line cycle		9	16	ms	
DIGITAL INPUT	Standby	EN disable threshold	V <sub>EN_DIS</sub>				0.99	V	
	,	EN resistance to disable	R <sub>EN_EXT</sub>	Max allowable resistance to -IN required to disable the module			4.28	kΩ	

#### **RESERVED: RSV1, RSV3**

No connections are required to these pins. In noisy enviornments, it is beneficial to add a 0.1 µF capacitor between each reserved pin and -IN.



## 4.0 FUNCTIONAL BLOCK DIAGRAM




Figure 3 — Functional block diagram

## 5.0 HIGH LEVEL FUNCTIONAL STATE DIAGRAM

Conditions that cause state transitions are shown along arrows. Sub-sequence activities are listed inside the state bubbles.




Figure 4 — State diagram

#### **6.0 TIMING DIAGRAMS**

Module inputs are shown in **blue**; Module outputs are shown in **brown**; Timing diagram assumes resistive load, adjusted as shown in the diagram, except in the case of output OVP.





Figure 5 — Timing diagram - \* Negative current is externally forced and shown for the purpose of OVP protection scenario.




#### 7.0 APPLICATION CHARACTERISTICS


The following figures present typical performance at  $T_C = 25$ °C, unless otherwise noted. See associated figures for general trend data.




**Figure 6** – Typical no load power dissipation vs.  $V_{IN}$ , module enabled.




**Figure 8** – Typical switching frequency output voltage ripple waveform, T<sub>CASE</sub> = 30°C, V<sub>IN</sub> = 230 V, I<sub>OUT</sub> = 6.9 A, no external ceramic capacitance.




**Figure 10** – Typical output voltage transient response,  $T_{CASE} = 30^{\circ}\text{C}$ ,  $V_{IN} = 230 \text{ V}$ ,  $I_{OUT} = 1.0 \text{ A}$  to 6.7 A,  $C_{OUT} = 6,800 \mu\text{F}$ .



**Figure 7** – No load power dissipation trend vs.  $V_{IN}$ , module disabled.



**Figure 9 –** Typical line frequency output voltage ripple waveform,  $T_{CASE} = 30^{\circ}\text{C}$ ,  $V_{IN} = 230 \text{ V}$ ,  $I_{OUT} = 6.9 \text{ A}$ ,  $C_{OUT} = 6,800 \text{ }\mu\text{F}$ . Measured at C3, Fig 29.




**Figure 11** – Typical startup waveform, application of  $V_{IN}$ ,  $R_{LOAD} = 7.1 \ \Omega$ ,  $C_{OUT} = 6,800 \ \mu F$ .




#### 7.0 APPLICATION CHARACTERISTICS (CONTINUED)


The following figures present typical performance at  $T_C = 25$ °C, unless otherwise noted. See associated figures for general trend data.




**Figure 12** – Typical startup waveform, EN pin release,  $V_{IN}$  = 240 V,  $R_{LOAD}$  = 7.1  $\Omega$ ,  $C_{OUT}$  = 6,800  $\mu F$ .




**Figure 14** – Line drop out, 50 Hz, 90° phase,  $V_{IN}$  = 230 V,  $I_{LOAD}$  = 6.8A,  $C_{OUT}$  = 6,800  $\mu$ F.




**Figure 16** – Typical line current waveform,  $V_{IN}$  = 120 V,  $P_{IOAD}$  = 330 W.



**Figure 13** – Line drop out, 50 Hz, 0° phase,  $V_{IN}$  = 230 V,  $I_{LOAD}$  = 6.8A,  $C_{OUT}$  = 6,800  $\mu F$ .




**Figure 15 –** Typical conducted emissions, full load, 3x0.47uFX caps +IN to -IN, no CM filter.  $C_{OUT} = 6,800 \ \mu F$ , -Out grounded.




**Figure 17** – Typical input current harmonics, full load vs.  $V_{\rm IN}$ .

#### 7.0 APPLICATION CHARACTERISTICS (CONTINUED)


The following figures present typical performance at  $T_C = 25$ °C, unless otherwise noted. See associated figures for general trend data.




**Figure 18** – Typical power factor vs.  $V_{IN}$  and  $I_{OUT}$ .




**Figure 20** –  $V_{IN}$  to  $V_{OUT}$  efficiency and power dissipation vs.  $V_{IN}$  and  $I_{OUT}$ ,  $T_{CASF} = 25^{\circ}$ C.




**Figure 22** – Dynamic input resistance vs.  $V_{IN}$ ,  $I_{OUT} = 6.9$  A.



**Figure 19** –  $V_{IN}$  to  $V_{OUT}$  efficiency and power dissipation vs.  $V_{IN}$  and  $I_{OUT}$ ,  $T_{CASE} = -40^{\circ}C$ .



**Figure 21 –**  $V_{IN}$  to  $V_{OUT}$  efficiency and power dissipation vs.  $V_{IN}$  and  $I_{OUT}$ ,  $T_{CASE} = 100^{\circ}$ C.



**Figure 23** – Effective input capacitance vs.  $V_{IN}$ .



## **8.0 GENERAL CHARACTERISTICS**

Specifications apply over all line and load conditions,  $T_C = 25$ °C, unless otherwise noted.

ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT			
MECHANICAL									
Length	L			48.6/[1.91]		mm/[in			
Width	W			48.7/[1.92]		mm/[in			
Height	H			9.50/[0.37]		mm/[in			
Volume	Vol			22.5/[1.37]		cm³/[in			
Weight	W			57.5/[2.03]		g/[oz]			
Pin material	VV	C10200 copper, full hard		37.37[2.03]		9/[02]			
Underplate		Nickel	100		150				
·		Pure matte tin,	100		130	— μin			
Pin finish		whisker resistant chemistry	200		300				
THERMAL									
Operating baseplate (case)		Any operating C Grade	-20						
Operating baseplate (case) temperature	T <sub>C</sub>	condition	-40		100	°C			
·		M Grade	-55						
Thermal resistance, baseplate to sink, flat greased surface				0.22		°C/W			
Thermal resistance, baseplate to sink, thermal pad (36964)				0.19		°C/W			
Thermal capacity				44.5		Ws/°C			
Thermal design		See Section 10.9							
ASSEMBLY									
	ESD <sub>HBM</sub>	Human Body Model, "JEDEC JESD 22-A114C.01"	1000						
ESD rating	ESD <sub>MM</sub>	Machine Model, "JEDEC JESD 22-A115B"	N/A			V			
	ESD <sub>CDM</sub>	Charged Device Model, "JEDEC JESD 22-C101D"	400						
SOLDERING									
See application note		Soldering Methods and Procedure for Vicor Power Modules »							
SAFETY & RELIABILITY									
MTBF		Telecordia Issue 2 - Method I Case 1; Ground Benign, Controlled		2.51		MHrs			
IVIIDF		MIL-HDBK-217 Plus Parts Count - 25°C ground Benign, Stationary		4.93		MHrs			
		cTUVus, UL/cUL, EN, IEC 60950-1							
Agency approvals/standards		CE, Low Voltage Directive; 2006/95/EC							
EMI/EMC COMPLIANCE		CE Marked for Low Voltage Directive	e and RoHS Re	cast Directive, as app	icable				
		EN61000-3-2: 2009,							
Harmonics		Harmonic Current Emisions –							
		Class A							



## 9.0 PRODUCT OUTLINE DRAWING AND RECOMMENDED PCB FOOTPRINT

#### 9.1 Module Outline




Figure 24 — Product outline drawing;

Product outline drawings are available in .pdf and .dxf formats.

3D mechanical models are available in .pdf and .step formats.

See <a href="http://www.vicorpower.com/cms/home/technical\_resources/Mechanical\_Drawings/Modules">http://www.vicorpower.com/cms/home/technical\_resources/Mechanical\_Drawings/Modules</a> for more details.



## 9.0 PRODUCT OUTLINE DRAWING AND RECOMMENDED PCB FOOTPRINT (CONT.)

#### 9.2 PCB Mounting Specifications




Figure 25 — Recommended PCB pattern;

Product outline drawings are available in .pdf and .dxf formats.

3D mechanical models are available in .pdf and .step formats.

 $See \ \underline{http://www.vicorpower.com/cms/home/technical\_resources/Mechanical\_Drawings/Modules} \ \ for \ more \ details.$ 



#### 10.1 Building Blocks and System Designs




Figure 26 – 300 W Universal AC to DC Supply

The VI BRICK® PFM® Isolated AC-DC Converter with PFC is a high efficiency AC-to-DC converter, operating from a rectified universal AC input to generate an isolated SELV 48 VDC output bus with power factor correction. It is a component of an AC to DC power supply system such as the one shown in Figure 26 above.

The input to the PFM converter is a rectified, sinusoidal AC source with a power factor maintained by the converter with harmonics conforming to IEC 61000-3-2. Upstream filtering enables compliance with the standards relevant to the application (Surge, EMI, etc.).

The PFM converter uses secondary-side energy storage (at the SELV 48 V bus) and optional PRM™ regulators to maintain output hold up through line dropouts and brownouts. Downstream regulators also provide tighter voltage regulation, if required.

The PF175B480C033FP-00 is designed for standalone operation; however, it may be part of a system that is paralleled by downstream DC/DC converters. Please contact Vicor Sales or refer to our website, <a href="www.vicorpower.com">www.vicorpower.com</a>, for higher power applications.

#### 10.1.1 Traditional PFC Topology




Figure 27 – Traditional PFC AC to DC supply

To cope with input voltages across worldwide AC mains (85-264 Vac), traditional AC-DC power supplies (Figure 27) use 2 power conversion stages: 1) a PFC boost stage to step up from a rectified input as low as 85 Vac to ~380 Vdc; and 2) a DC-DC down converter from 380 Vdc to a 48 V bus. The efficiency of the boost stage and of traditional power supplies is significantly compromised operating from worldwide AC lines as low as 85 Vac.

#### 10.1.2 Adaptive Cell™ Topology

With its single stage Adaptive Cell™ topology, the PFM converter enables consistently high efficiency conversion from worldwide AC mains to a 48 V bus and efficient secondary-side power distribution.

#### **10.2 Power Factor Correction**

The converter provides power factor correction over worldwide AC mains. Power factor correction is disabled in low power mode to improve efficiency. It is disabled in transient mode to allow quicker recovery upon input transients. Load transients that approach the line frequency should be filtered or avoided as these may reduce PFC.

#### **10.3 Small Signal Characteristics**

Figure 28 shows the small signal model of the converter. Because of its internal feedback loop and PFC modulation, within its regulation bandwidth (dynamic response shown in figure 10) the converter's output can be effectively modeled with two sources in series and a passive filter:

- A constant, 49 Vdc voltage generator.
- A dependent voltage source, V<sub>RIPPLE</sub>, which outputs a variable amplitude sinewave at a frequency twice the input line.
- A first order filter, R<sub>OUT</sub> C<sub>OUT INT</sub>.




Figure 28 – PF175B480C033FP-00 AC small signal model

Output voltage stability is guaranteed as long as hold up capacitance  $C_{OUT}$  and load fall within the specified ranges. Input line stability needs to be verified at system design level. Magnitude of the dynamic input impedance  $r_{EQ\_IN}$  is provided in Figure 22. The input line impedance can be modeled as a series  $R_{LINE}L_{LINE}$  circuit. Ceramic decoupling capacitors will not significantly damp the network because of their low ESR; therefore in order to guarantee stability the following conditions must be verified:

$$R_{LINE} > \frac{L_{LINE}}{(C_{IN INT} + C_{IN EXT}) \cdot |r_{EQ IN}|}$$
 (1)

$$R_{LINE} \ll |r_{EQ\_IN}| \tag{2}$$

It is critical that the line source resistance be at least an octave lower than the converter's dynamic input impedance, (2). However,  $R_{\text{LINE}}$  cannot be made arbitrarily low otherwise equation (1) is violated and the system will show instability, due to under-damped RLC input network.



#### **10.4 Input Fuse Selection**

VI BRICK® products are not internally fused in order to provide flexibility in configuring power systems. Input line fusing is recommended at system level, in order to provide thermal protection in case of catastrophic failure. The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating (usually greater than the VI BRICK® PFM® converter's maximum current)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Breaking capacity per application requirements
- Nominal melting I<sup>2</sup>t
- Recommended fuse: ≤ 5 A, 216 Series Littelfuse

#### 10.5 Fault Handling

#### 10.5.1 Input Undervoltage (UV) Fault Protection

The converter's input voltage (proportional to  $V_{\text{IN-B}}$  as shown in Figure 3) is monitored by the micro-controller to detect an input under voltage condition. When the input voltage is less than the  $V_{\text{IN-UVLO-}}$ , a fault is detected, the fault latch and reset logic disables the modulator, the modulator stops powertrain switching, and the output voltage of the unit falls. After a time  $t_{\text{UVLO}}$ , the unit shuts down. Faults lasting less than  $t_{\text{UVLO}}$  may not be detected. Such a fault does not go through an autorestart cycle. Once the input voltage rises above  $V_{\text{IN-UVLO+}}$ , the unit recovers from the input UV fault, the powertrain resumes normal switching after a time  $t_{\text{ON}}$  and the output voltage of the unit reaches the set point voltage within a time  $t_{\text{SS}}$ .

#### 10.5.2 Input Overvoltage (OV) Fault Protection

The input voltage (proportional to  $V_{IN-B}$ , as shown in Figure 3) is monitored by the micro-controller to detect an input over voltage condition. When the input voltage is more than the  $V_{IN-OVLO}$ -, a fault is detected, the reset logic disables the modulator, the modulator stops powertrain switching, and the output voltage of the converter falls. After a time  $t_{POVP}$ , the converter shuts down. Faults lasting less than  $t_{POVP}$  may not be detected. Such a fault does not go through an auto-restart cycle. Once the input voltage falls below  $V_{IN-OVLO}$ -, the unit recovers from the input OV fault, the powertrain resumes normal switching after a time  $t_{ON}$  and the output voltage reaches the set point voltage within a time  $t_{SS}$ .

#### 10.5.3 Overcurrent (OC) Fault Protection

The unit's output current, determined by  $V_{EAO}$ ,  $V_{IN-B}$  and the primary-side sensed output voltage, (as shown in Figure 3) is monitored by the microcontroller to detect an output OC condition. If the output current exceeds its current limit, a fault is detected, the reset logic disables the modulator, the

modulator stops powertrain switching, and the output voltage of the converter falls after a time  $t_{\text{OC}}.$  As long as the fault persists, the converter goes through an auto-restart cycle with off time equal to  $t_{\text{OFF}}$  +  $t_{\text{ON}}$  and on time equal to  $t_{\text{OC}}.$  Faults shorter than a time  $t_{\text{OC}}$  may not be detected. Once the fault is cleared, the converter follows its normal start up sequence after a time  $t_{\text{OFF}}.$ 

#### 10.5.4 Short Circuit (SC) Fault Protection

The microcontroller determines a short circuit on the output of the unit by measuring its primary sensed output voltage and  $V_{EAO}$  (shown in Figure 3). Most commonly, a drop in the primary-sensed output voltage triggers a short circuit event. The converter responds to a short circuit event within a time  $t_{SC}$ . The converter then goes through an auto restart cycle, with an off time equal to  $t_{OFF} + t_{ON}$  and an on time equal to  $t_{SC}$ , for as long as the short circuit fault condition persists. Once the fault is cleared, the unit follows its normal start up sequence after a time  $t_{OFF}$ . Faults shorter than a time  $t_{SC}$  may not be detected.

#### 10.5.5 Temperature Fault Protection

The microcontroller monitors the temperature within the converter. If this temperature exceeds  $T_{J-OTP+}$ , an over temperature fault is detected, the reset logic block disables the modulator, the modulator stops the powertrain switching and the output voltage of the PFM converter falls. Once the case temperature falls below  $T_{CASE-OTP-}$ , after a time greater than or equal to  $t_{OFF}$ , the converter recovers and undergoes a normal restart. Faults shorter than a time  $t_{OTP}$  may not be detected. If the temperature falls below  $T_{CASE-UTP-}$ , an under temperature fault is detected, the reset logic disables the modulator, the modulator stops powertrain switching and the output voltage of the unit falls. Once the case temperature rises above  $T_{CASE-UTP}$ , after a time greater than or equal to  $t_{OFF}$ , the unit recovers and undergoes a normal restart.

#### 10.5.6 Output Overvoltage Protection (OVP)

The microcontroller monitors the primary sensed output voltage (as shown in Figure 3) to detect output OVP. If the primary sensed output voltage exceeds  $V_{\text{OUT-OVLO+}}$ , a fault is latched, the logic disables the modulator, the modulator stops powertrain switching, and the output voltage of the converter falls after a time  $t_{\text{SOVP}}$ . Faults shorter than a time  $t_{\text{SOVP}}$  may not be detected. This type of fault is a latched fault and requires that 1) the EN pin be toggled or 2) the input power be recycled in to recover from the fault.



#### 10.6 Hold up Capacitance

The VI BRICK® PFM® converter uses secondary-side energy storage (at the SELV 48 V bus) and optional PRM® regulators to maintain output hold up through line dropouts and brownouts. The PFM converter's output bulk capacitance can be sized to achieve the required hold up functionality.

Hold up time depends upon the output power drawn from the PFM converter based AC-to-DC front-end and the input voltage range of downstream DC-to-DC converters.

The following formula can be used to calculate hold up capacitance for a system comprised of PFM converter based AC front-end and a PRM regulator:

$$C = 2 * P_{OUT} * (0.005 + t_d) / (V_2^2 - V_1^2)$$
 (3)

#### where:

C PFM converter's output bulk capacitance in farads

td Hold up time in seconds

 $P_{OUT}$  PFM converter's output power in watts  $V_2$  Output voltage of PFM<sup>TM</sup> converter in volts  $V_1$  PRM regulator undervoltage turn off (volts)

-OR-

P<sub>OUT</sub>/I<sub>OUT-PK</sub>, whichever is greater.

#### 10.7 Output Filtering

The converter requires an output bulk capacitor in the range of 6000  $\mu$ F to 12000  $\mu$ F for proper operation of the PFC front-end. The output voltage has the following two components of

voltage ripple:

- 1) Line frequency voltage ripple:  $2*f_{LINE}$  Hz component
- 2) Switching frequency voltage ripple: 1 MHz converter switching frequency component




Figure 29 – Typical filter schematic (positive output)

Where, in the schematic:

C1 2.2nF (Murata GA355DR7GF222KW01L) C2 4.7nF (Murata GA355DR7GF472KW01L)

C3	3.3µF (TDK C4532X7R1H335MT)
C4	6800uF 63V (Panasonic UVR1J682MRD)
C5	100uF 63V (Nichicon UVY1J101MPD)
F1	5A, 216 Series Littlefuse
L1	15µH (TDK MLF2012C150KT, Vicor PN 37052-601)
L2	600μH (Vicor 37052-601)
R1	$6.8\Omega$
R2	2.2Ω

#### 10.7.1 Line Frequency Filtering

Output line frequency ripple depends upon output bulk capacitance. Output bulk capacitor values should be calculated based on line frequency voltage ripple. High-grade electrolytic capacitors with adequate ripple current ratings, low ESR and a minimum voltage rating of 63 V are recommended.




Figure 30 - Output current waveform

Based on the output current waveform, as seen in Figure 30, the following formula can be used to determine peak-to-peak line frequency output voltage ripple:

$$V_{PP1} \stackrel{\sim}{=} 0.2 * P_{OUT} / (V_{OUT} * f_{LINE} * C)$$
 (4)

where:

V<sub>PP1</sub> Output voltage ripple Peak-to-peak line frequency

P<sub>OUT</sub> Average output power

 $V_{OLIT}$  Output voltage set point, nominally 48 V

f<sub>LINE</sub> Frequency of line voltage C Output bulk capacitance

I<sub>DC</sub> Maximum average output current

I<sub>PK</sub> Peak-to-peak line frequency output current ripple

In certain applications, the choice of bulk capacitance may be determined by hold up requirements and low frequency output voltage filtering requirements. Such applications may use the greater capacitance value determined from these requirements. The ripple current rating for the bulk capacitors can be determined from the following equation:

$$I_{ripple} \stackrel{\sim}{=} 0.8 * P_{OUT}/V_{OUT}$$
 (5)

#### 10.7.2 Switching Frequency Filtering

Output switching frequency voltage ripple is the function of the output bypass ceramic capacitor. Output bypass ceramic capacitor values should be calculated based on switching frequency voltage ripple. Normally bypass capacitors with low ESR are used with a sufficient voltage rating.

Output bypass ceramic capacitor value for allowable peak-topeak switching frequency voltage ripple can be determined by:

$$C_3 = Q_{TOT} / V_{OUT-PP-HF} - C_{OUT-INT}$$
 (6)

where:

V<sub>OUT-PP-HF</sub> Allowable peak to peak output switching

frequency voltage ripple in volts

Q<sub>TOT</sub> The total output charge per switching cycle

at full load, maximum 13.5 µC

C<sub>OUT\_INT</sub> The module internal effective capacitance C<sub>3</sub> Required output bypass ceramic capacitor

#### 10.8 EMI Filtering and Transient Voltage Suppression

#### 10.8.1 EMI Filtering

The PFM® Isolated AC-DC Converter with PFC is designed such that it will comply with EN 55022 Class B with moderate upstream filtering and output to earth Y-capacitance. If one of the outputs is connected to earth ground, an additional small output common mode choke is also required.

In such a situation, the output switching ripple shown in figure 8 should be expected at the output of the filter. In cases where other means are used to control radiated emissions, and more ripple can be tolerated, the output filter can be simplified by removal of the common mode inductor, and C5, which is used to reduce the Q of the LC resonant tank.

The emissions spectrum without input filtering is shown in Figure 15 in Section 7.0.

#### 10.8.2 Transient Voltage Suppression

In order to comply with line transient specifications such as those for surge (i.e. EN 61000-4-5) and fast transient (i.e. EN 61000-4-4 fast transient/"burst"), an upstream

transient voltage suppression circuit is needed. Consult factory for more information.

#### 10.9 Thermal Design

Thermal management of internally dissipated heat should maximize heat removed from the baseplate surface, since the baseplate represents the lowest aggregate thermal impedance to internal components. The baseplate temperature should be maintained below 100°C. Cooling of the system PCB should be provided to keep the leads below 100°C, and to control maximum PCB temperatures in the area of the converter.

#### 10.10 Powering a Constant Power Load

When the output voltage of the PFM converter is applied to the input of the PRM® regulator, the regulator turns on and acts as a constant-power load. When the PFM converter's output voltage reaches the input undervoltage turn on of the regulator, the regulator will attempt to start. However, the current demand of the PRM regulator at the undervoltage turn on point and the hold up capacitor charging current may force the PFM converter into current limit. In this case, the unit may shut down and restart repeatedly. In order to prevent this multiple restart scenario, it is necessary to delay enabling a constant-power load when powered up by the PFM converter based upstream AC to 48 V frontend until after the output set point of the PFM converter is reached.

This can be achieved by

1) keeping the downstream constant-power load off during power up sequence

and

2) turning the downstream constant-power load on after the output voltage of the converter reaches 48 V steady state.

After the initial startup, the output of the PFM converter can be allowed to fall to 30 V during a line dropout at full load. In this case, the circuit should not disable the PRM regulator if the input voltage falls after it is turned on; therefore, some form of hysteresis or latching is needed on the enable signal for the constant power load. The output capacitance of the PFM converter should also be sized appropriately for a constant power load to prevent collapse of the output voltage of the PFM converter during line dropout (see Section 10.6, Hold up Capacitance). A constant-power load can be turned off after completion of the required hold up time during the power-down sequence or can be allowed to turn off when it reaches its own undervoltage shutdown point.

The timing diagram in Figure 31 shows the output voltage of the PFM converter and the PC pin voltage and output voltage of the PRM regulator for the power up and power down sequence. It is recommended to keep the time delay approximately 10 to 20 ms.






Figure 31 - PRM® Enable Hold off Waveforms

Special care should be taken when enabling the constant-power load near the auto-ranger threshold, especially with an inductive source upstream of the PFM® converter. A load current spike may cause a large input voltage transient, resulting in a range change which could temporarily reduce the available power (see Section 10.11, Adaptive Cell<sup>TM</sup> Topology).

## 10.11 Adaptive Cell™ Topology

The Adaptive Cell topology utilizes magnetically coupled "top" and "bottom" primary cells that are adaptively configured in series or parallel by a configuration controller comprised of an array of switches. A microcontroller monitors operating conditions and defines the configuration of the top and bottom cells through a range control signal.

A comparator inside the microcontroller monitors the line voltage and compares it to an internal voltage reference. If the input voltage of the PFM converter crosses above the positive going cell reconfiguration threshold voltage, the output of the comparator transitions, causing switches  $\mathsf{S}_1$  and  $\mathsf{S}_2$  to open and switch  $\mathsf{S}_3$  to close (see Figure 3). With the top cell and bottom cell configured in series, the unit operates in "high" range and input capacitances  $\mathsf{C}_{\mathsf{IN-T}}$  and  $\mathsf{C}_{\mathsf{IN-B}}$  are in series.

If the peak of input voltage of the unit falls below the negative-going range threshold voltage for two line cycles, the cell configuration controller opens switch  $S_3$  and closes switches  $S_1$  and  $S_2$ . With the top cell and bottom cells configured in parallel, the unit operates in "low" range and input capacitances  $C_{\text{IN-T}}$  and  $C_{\text{IN-B}}$  are in parallel.

Power processing is held off while transitioning between ranges and the output voltage of the unit may temporarily droop. External output hold up capacitance should be sized to support power delivery to the load during cell reconfiguration. The minimum specified external output capacitance of 6000  $\mu\text{F}$  is sufficient to provide adequate ride-through during cell reconfiguration for typical applications.



# Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

#### **Vicor's Standard Terms and Conditions**

All sales are subject to Vicor's Standard Terms and Conditions of Sale, which are available on Vicor's webpage or upon request.

#### **Product Warranty**

In Vicor's standard terms and conditions of sale, Vicor warrants that its products are free from non-conformity to its Standard Specifications (the "Express Limited Warranty"). This warranty is extended only to the original Buyer for the period expiring two (2) years after the date of shipment and is not transferable.

UNLESS OTHERWISE EXPRESSLY STATED IN A WRITTEN SALES AGREEMENT SIGNED BY A DULY AUTHORIZED VICOR SIGNATORY, VICOR DISCLAIMS ALL REPRESENTATIONS, LIABILITIES, AND WARRANTIES OF ANY KIND (WHETHER ARISING BY IMPLICATION OR BY OPERATION OF LAW) WITH RESPECT TO THE PRODUCTS, INCLUDING, WITHOUT LIMITATION, ANY WARRANTIES OR REPRESENTATIONS AS TO MERCHANTABILITY, FITNESS FOR PARTICULAR PURPOSE, INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT, OR ANY OTHER MATTER.

This warranty does not extend to products subjected to misuse, accident, or improper application, maintenance, or storage. Vicor shall not be liable for collateral or consequential damage. Vicor disclaims any and all liability arising out of the application or use of any product or circuit and assumes no liability for applications assistance or buyer product design. Buyers are responsible for their products and applications using Vicor products and components. Prior to using or distributing any products that include Vicor components, buyers should provide adequate design, testing and operating safeguards.

Vicor will repair or replace defective products in accordance with its own best judgment. For service under this warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within the terms of this warranty.

#### **Life Support Policy**

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

#### **Intellectual Property Notice**

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers: 5,945,130; 6,403,009; 6,710,257; 6,911,848; 6,930,893; 6,934,166; 6,940,013; 6,969,909; 7,038,917; 7,166,898; 7,187,263; 7,361,844; D496,906; D505,114; D506,438; D509,472; and for use under 6,975,098 and 6,984,965.

#### **Vicor Corporation**

25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715

email

Customer Service: <u>custserv@vicorpower.com</u> Technical Support: <u>apps@vicorpower.com</u>

