

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China








PHP18NQ10T, PHB18NQ10T PHD18NQ10T

FEATURES

- · 'Trench' technology
- · Low on-state resistance
- Fast switching
- · Low thermal resistance

SYMBOL



QUICK REFERENCE DATA

$$V_{DSS} = 100 \text{ V}$$

$$I_D = 18 \text{ A}$$

$$R_{DS(ON)} \leq 90 \text{ m}\Omega$$

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope using 'trench' technology.

Applications:-

- d.c. to d.c. converters
- · switched mode power supplies

The PHP18NQ10T is supplied in the SOT78 (TO220AB) conventional leaded package.


The PHB18NQ10T is supplied in the SOT404 (D2PAK) surface mounting package.

The PHD18NQ10T is supplied in the SOT428 (DPAK) surface mounting package.


PINNING

PIN	DESCRIPTION
1	gate
2	drain ¹
3	source
tab	drain


SOT78 (TO220AB)



SOT404 (D²PAK)



SOT428 (DPAK)



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Drain-source voltage	T _i = 25 °C to 175°C	-	100	٧
V_{DGR}	Drain-gate voltage	$T_i = 25 ^{\circ}\text{C} \text{ to } 175 ^{\circ}\text{C}; R_{GS} = 20 \text{k}\Omega$	-	100	V
V_{GS}	Gate-source voltage	,	-	± 20	V
I _D	Continuous drain current	$T_{mb} = 25 ^{\circ}C; V_{GS} = 10 V$	-	18	Α
		$T_{mb} = 100 ^{\circ}C; V_{GS} = 10 V$	-	13	Α
I _{DM}	Pulsed drain current	$T_{mb} = 25 ^{\circ}C$	-	72	Α
I _{DM} Р _D	Total power dissipation	$T_{mb} = 25 ^{\circ}C$	-	79	W
T_j , T_{stg}	Operating junction and storage temperature		- 55	175	Ç

¹ It is not possible to make connection to pin:2 of the SOT404 or SOT428 packages.

N-channel TrenchMOSTM transistor

PHP18NQ10T, PHB18NQ10T PHD18NQ10T

AVALANCHE ENERGY LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E _{AS}	Non-repetitive avalanche energy	Unclamped inductive load, $I_{AS} = 11 \text{ A}$; $t_p = 100 \mu\text{s}$; T_j prior to avalanche = 25°C; $V_{DD} \le 25 \text{ V}$; $R_{GS} = 50 \Omega$; $V_{GS} = 10 \text{ V}$; refer to fig:15	-	70	mJ
I _{AS}	Peak non-repetitive avalanche current		-	18	Α

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	Thermal resistance junction to mounting base		1	-	1.9	K/W
R _{th j-a}	Thermal resistance junction to ambient	SOT78 package, in free air SOT404 & SOT428 packages, pcb mounted, minimum footprint	1 1	60 50	-	K/W K/W

ELECTRICAL CHARACTERISTICS

T_i= 25°C unless otherwise specified

$R_{DS(ON)} \begin{array}{c} \text{Drain-source on-state} \\ \text{R}_{DS(ON)} \\ \text{I}_{GSS} \text{Gate source leakage current} \\ \text{I}_{DSS} \text{Zero gate voltage drain} \\ \text{Current} \\ \end{array} \begin{array}{c} V_{GS} = 10 \text{ V}; \text{ I}_{D} = 9 \text{ A} \\ \text{V}_{GS} = 10 \text{ V}; \text{ I}_{D} = 9 \text{ A} \\ \text{T}_{j} = 175^{\circ}\text{C} \\ \text{Zero gate voltage drain} \\ \text{current} \\ \end{array} \begin{array}{c} V_{GS} = \pm 10 \text{ V}; \text{ V}_{DS} = 0 \text{ V} \\ \text{V}_{DS} = 100 \text{ V}; \text{ V}_{DS} = 0 \text{ V} \\ \text{V}_{DS} = 100 \text{ V}; \text{ V}_{DS} = 0 \text{ V} \\ \text{Cate-source charge} \\ \text{Gate-source charge} \\ \text{Gate-drain (Miller) charge} \\ \text{Gate-drain (Miller) charge} \\ \text{I}_{D} = 18 \text{ A}; \text{ V}_{DD} = 80 \text{ V}; \text{ V}_{GS} = 10 \text{ V} \\ \text{Zero gate voltage drain} \\ Capton output of the contract of the $	SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\begin{array}{c} V_{GS(TO)} \\ V_{GS(TO)} \\ \end{array} \begin{array}{c} \text{Gate threshold voltage} \\ \end{array} \begin{array}{c} V_{DS} = V_{GS}; \ I_D = 1 \ \text{mA} \\ \end{array} \begin{array}{c} T_j = 175 ^{\circ}\text{C} \\ T_j = -55 ^{\circ}\text{C} \\ \end{array} \begin{array}{c} 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ \end{array} \begin{array}{c} 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ \end{array} \begin{array}{c} 3 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ \end{array} \begin{array}{c} 3 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ \end{array} \begin{array}{c} 3 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$	$V_{(BR)DSS}$				-	-	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{GS(TO)}$		$V_{DS} = V_{GS}$; $I_D = 1 \text{ mA}$		3	4	V
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	45(10)		$T_{j} = 175^{\circ}C$	1	-	-	V
$\begin{array}{c} I_{GSS} \\ I_{DSS} \\$	R _{DS(ON)}		$V_{GS} = 10 \text{ V}; I_{D} = 9 \text{ A}$	-	80	6 90	V mΩ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				-	- 10	243	mΩ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				_		100	nA μA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DSS			-	-	500	μΑ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Q _{g(tot)}	Total gate charge	$I_D = 18 \text{ A}; V_{DD} = 80 \text{ V}; V_{GS} = 10 \text{ V}$	-	21	-	nC
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Q_{gs} Q_{gd}			-		-	nC nC
t _{d off} t _f Turn-off delay time Turn-off fall time Resistive load - 18 - 12 L _d Internal drain inductance Internal drain inductance Measured tab to centre of die Measured from drain lead to centre of die (SOT78 package only) - 4.5 L _s Internal source inductance Measured from source lead to source - 7.5	t _{d on}			-		-	ns
t _f Turn-off fall time - 12 L _d Internal drain inductance Internal drain inductance Internal drain inductance Internal source inductance Internal source inductance Measured from drain lead to centre of die (SOT78 package only) L _s Internal source inductance Measured from source lead to source - 7.5	t _r		40	-		-	ns
L _d Internal drain inductance Measured from drain lead to centre of die (SOT78 package only) L _s Internal source inductance Measured from source lead to source - 7.5			Resistive load	-		-	ns ns
L _s Internal drain inductance Measured from drain lead to centre of die (SOT78 package only) L _s Internal source inductance Measured from source lead to source - 7.5	L _d	Internal drain inductance	Measured tab to centre of die	-	3.5	-	nH
L _s Internal source inductance Measured from source lead to source - 7.5		Internal drain inductance		-	4.5	-	nH
	L _s	Internal source inductance	Measured from source lead to source	-	7.5	-	nH
			$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	-		-	р <u>F</u>
Coss CrssOutput capacitance-103-Feedback capacitance-61				_	1	_	pF pF

PHP18NQ10T, PHB18NQ10T PHD18NQ10T


REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS


T_i = 25°C unless otherwise specified


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Is	Continuous source current (body diode)		-	-	18	Α
I _{SM}	Pulsed source current (body diode)		-	-	72	Α
V_{SD}		$I_F = 18 \text{ A}; V_{GS} = 0 \text{ V}$	1	0.92	1.2	V
t _{rr} Q _{rr}	Reverse recovery time Reverse recovery charge	$I_F = 18 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s};$ $V_{GS} = 0 \text{ V}; V_R = 25 \text{ V}$	1 1	55 135	-	ns nC


N-channel TrenchMOSTM transistor


PHP18NQ10T, PHB18NQ10T PHD18NQ10T


















N-channel TrenchMOSTM transistor


PHP18NQ10T, PHB18NQ10T PHD18NQ10T














N-channel TrenchMOSTM transistor

PHP18NQ10T, PHB18NQ10T PHD18NQ10T




Fig.13. Typical turn-on gate-charge characteristics. $V_{GS} = f(Q_G)$




Fig.14. Typical reverse diode current. $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j





Fig.15. Maximum permissible non-repetitive avalanche current (I_{AS}) versus avalanche time (t_{AV}); unclamped inductive load

PHP18NQ10T, PHB18NQ10T PHD18NQ10T

MECHANICAL DATA




Notes

- 1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
- 2. Refer to mounting instructions for SOT78 (TO220AB) package.
- 3. Epoxy meets UL94 V0 at 1/8".

PHP18NQ10T, PHB18NQ10T PHD18NQ10T

MECHANICAL DATA




Notes

- 1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
- 2. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
- 3. Epoxy meets UL94 V0 at 1/8".


PHP18NQ10T, PHB18NQ10T PHD18NQ10T

MOUNTING INSTRUCTIONS



PHP18NQ10T, PHB18NQ10T PHD18NQ10T

MECHANICAL DATA




Notes

- 1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
- 2. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
- 3. Epoxy meets UL94 V0 at 1/8".

PHP18NQ10T, PHB18NQ10T PHD18NQ10T

MOUNTING INSTRUCTIONS



N-channel TrenchMOSTM transistor

PHP18NQ10T, PHB18NQ10T PHD18NQ10T

DEFINITIONS

Data sheet status			
Objective specification	This data sheet contains target or goal specifications for product development.		
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.		
Product specification	This data sheet contains final product specifications.		
Limiting values			

Limiting values

Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

© Philips Electronics N.V. 1999

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.