

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <a href="http://www.nxp.com">http://www.nxp.com</a>, <a href="http://www.semiconductors.philips.com/">http://www.nxp.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

# PHK13N03LT

# N-channel TrenchMOS logic level FET

Rev. 02 — 17 March 2009

**Product data sheet** 

### 1. Product profile

### 1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

#### 1.2 Features and benefits

- Low conduction losses due to low on-state resistance
- Simple gate drive required due to low gate charge
- Suitable for high frequency applications due to fast switching characteristics

### 1.3 Applications

- DC-to-DC convertors
- Lithium-ion battery applications
- Notebook computers
- Portable equipment

#### 1.4 Quick reference data

Table 1. Quick reference

Symbol Parameter		Conditions	Min	Тур	Max	Unit
$V_{DS}$	drain-source voltage	$T_j \ge 25 \text{ °C}; T_j \le 150 \text{ °C}$	-	-	30	V
$I_D$	drain current	$T_{sp} = 25 \text{ °C}; V_{GS} = 10 \text{ V};$ see <u>Figure 1</u> ; see <u>Figure 3</u>	-	-	13.8	Α
P <sub>tot</sub> total power dissipation		T <sub>sp</sub> = 25 °C; see <u>Figure 2</u>	-	-	6.25	W
Dynamic	characteristics					
$Q_{GD}$	gate-drain charge	$V_{GS} = 5 \text{ V}; I_D = 8 \text{ A};$ $V_{DS} = 15 \text{ V}; T_j = 25 \text{ °C};$ see Figure 11	-	3.9	-	nC
Static characteristics						
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 8 \text{ A};$ $T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure 9}}{\text{see}};$ $\frac{\text{Figure 10}}{\text{Figure 10}}$	-	17	20	mΩ



2 of 12

N-channel TrenchMOS logic level FET

#### **Pinning information** 2.

Table 2. **Pinning information** 

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	S	source		_
2	S	source	8	D
3	S	source		G (FX)
4	G	gate		
5	D	drain	1	mbb076 S
6	D	drain	SOT96-1	
7	D	drain	(SO8)	
8	D	drain		

#### **Ordering information** 3.

Table 3. **Ordering information** 

Type number	Package		
	Name	Description	Version
PHK13N03LT	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1

#### **Limiting values** 4.

Limiting values Table 4.


**Product data sheet** 

In accordance with the Absolute Maximum Rating System (IEC 60134).


Parameter	Conditions	Min	Max	Unit
drain-source voltage	$T_j \ge 25 \text{ °C}; T_j \le 150 \text{ °C}$	-	30	V
drain-gate voltage	$T_j \ge 25 \text{ °C}; T_j \le 150 \text{ °C}; R_{GS} = 20 \text{ k}\Omega$	-	30	V
gate-source voltage		-20	20	V
drain current	T <sub>sp</sub> = 25 °C; V <sub>GS</sub> = 10 V; see <u>Figure 1</u> ; see <u>Figure 3</u>	-	13.8	Α
	$T_{sp} = 100  ^{\circ}\text{C}; V_{GS} = 10  \text{V}; \text{see } \underline{\text{Figure 1}}$	-	8.7	Α
peak drain current	$T_{sp} = 25 \text{ °C}; t_p \le 10 \mu\text{s}; \text{ pulsed}; \text{ see } \frac{\text{Figure 3}}{}$	-	55	Α
total power dissipation	T <sub>sp</sub> = 25 °C; see <u>Figure 2</u>	-	6.25	W
storage temperature		-55	150	°C
junction temperature		-55	150	°C
ain diode				
source current	T <sub>sp</sub> = 25 °C	-	5.7	Α
peak source current	$T_{sp} = 25 \text{ °C}; t_p \le 10 \mu\text{s}; \text{ pulsed}$	-	55	Α
	drain-source voltage drain-gate voltage gate-source voltage drain current  peak drain current total power dissipation storage temperature junction temperature ain diode source current	drain-source voltage $T_j \ge 25  ^{\circ}\text{C};  T_j \le 150  ^{\circ}\text{C}$ drain-gate voltage $T_j \ge 25  ^{\circ}\text{C};  T_j \le 150  ^{\circ}\text{C};  R_{GS} = 20  k\Omega$ gate-source voltage drain current $T_{sp} = 25  ^{\circ}\text{C};  V_{GS} = 10  V;  see  \underline{Figure  1};  see  \underline{Figure  3}$ $T_{sp} = 100  ^{\circ}\text{C};  V_{GS} = 10  V;  see  \underline{Figure  1}$ peak drain current $T_{sp} = 25  ^{\circ}\text{C};  t_p \le 10  \mu s;  pulsed;  see  \underline{Figure  3}$ total power dissipation $T_{sp} = 25  ^{\circ}\text{C};  see  \underline{Figure  2}$ storage temperature junction temperature ain diode source current $T_{sp} = 25  ^{\circ}\text{C}$	$\begin{array}{llllllllllllllllllllllllllllllllllll$	drain-source voltage $T_j \ge 25  ^\circ C$ ; $T_j \le 150  ^\circ C$ - 30 drain-gate voltage $T_j \ge 25  ^\circ C$ ; $T_j \le 150  ^\circ C$ ; $R_{GS} = 20  k\Omega$ - 30 gate-source voltage -20 20 drain current $T_{sp} = 25  ^\circ C$ ; $V_{GS} = 10  V$ ; see Figure 1; see Figure 3 - 13.8 $T_{sp} = 100  ^\circ C$ ; $V_{GS} = 10  V$ ; see Figure 1 - 8.7 peak drain current $T_{sp} = 25  ^\circ C$ ; $t_p \le 10  \mu s$ ; pulsed; see Figure 3 - 55 total power dissipation $T_{sp} = 25  ^\circ C$ ; see Figure 2 - 6.25 storage temperature -55 150 junction temperature -55 150 ain diode source current $T_{sp} = 25  ^\circ C$ - 5.7

3 of 12

#### N-channel TrenchMOS logic level FET




Normalized continuous drain current as a function of solder point temperature



$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Normalized total power dissipation as a Fig 2. function of solder point temperature



 $T_{mb} = 25 \,^{\circ}C; I_{DM}$  is single pulse


Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

N-channel TrenchMOS logic level FET

### 5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-sp)}$	thermal resistance from junction to solder point	see Figure 4	-	-	20	K/W
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	minimum footprint; mounted on a printed-circuit board	-	70	-	K/W



## Characteristics

Table 6 Characteristics

Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	aracteristics					
V <sub>(BR)DSS</sub>	drain-source	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = 25 °C$	30	-	-	٧
breakdown voltage		$I_D = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = -55 \ ^{\circ}C$	27	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D$ = 250 $\mu$ A; $V_{DS}$ = $V_{GS}$ ; $T_j$ = 150 °C; see <u>Figure 8</u>	0.5	-	-	V
		$I_D$ = 250 μA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = -55 °C; see <u>Figure 8</u>	-	-	2.2	V
		$I_D$ = 250 $\mu$ A; $V_{DS}$ = $V_{GS}$ ; $T_j$ = 25 °C; see <u>Figure 8</u>	1	1.5	2	V
I <sub>DSS</sub>	drain leakage current	$V_{DS} = 24 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-	1	μΑ
		$V_{DS} = 24 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 100 \text{ °C}$	-	-	5	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{GS} = 20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-	100	nA
		$V_{GS} = -20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-	100	nA
$R_{DSon}$	drain-source on-state resistance	$V_{GS} = 4.5 \text{ V}; I_D = 7 \text{ A}; T_j = 25 \text{ °C};$ see Figure 9	-	21	26	mΩ
		$V_{GS} = 10 \text{ V}$ ; $I_D = 8 \text{ A}$ ; $T_j = 150 \text{ °C}$ ; see Figure 10; see Figure 9	-	-	33	mΩ
		$V_{GS}$ = 10 V; $I_D$ = 8 A; $T_j$ = 25 °C; see <u>Figure 9</u> ; see <u>Figure 10</u>	-	17	20	mΩ
Dynamic	characteristics					
Q <sub>G(tot)</sub>	total gate charge	$I_D = 8 A$ ; $V_{DS} = 15 V$ ; $V_{GS} = 5 V$ ;	-	10.7	-	nC
$Q_{GS}$	gate-source charge	T <sub>j</sub> = 25 °C; see <u>Figure 11</u>	-	2.7	-	nC
$Q_{GD}$	gate-drain charge		-	3.9	-	nC
C <sub>iss</sub>	input capacitance	$V_{DS} = 15 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$	-	752	-	pF
C <sub>oss</sub>	output capacitance	T <sub>j</sub> = 25 °C; see <u>Figure 12</u>	-	200	-	pF
C <sub>rss</sub>	reverse transfer capacitance		-	130	-	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DS} = 15 \text{ V}; R_L = 10 \Omega; V_{GS} = 10 \text{ V}; R_{G(ext)} = 6 \Omega; T_j = 25 \text{ °C}; I_D = 1.5 \text{ A}$	-	6	-	ns
tr	rise time	$V_{DS} = 15 \text{ V}; R_L = 10 \Omega; V_{GS} = 10 \text{ V}; R_{G(ext)} = 6 \Omega; I_D = 1.5 \text{ A}; T_j = 25 °C$	-	7	-	ns
d(off)	turn-off delay time	$V_{DS} = 15 \text{ V}; R_L = 10 \Omega; V_{GS} = 10 \text{ V};$	-	23	-	ns
f	fall time	$R_{G(ext)} = 6 \Omega; T_j = 25 \text{ °C}; I_D = 1.5 A$	-	11	-	ns
Source-d	rain diode					
$V_{SD}$	source-drain voltage	$I_S = 7 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C};$	-	0.86	1.1	V
		see Figure 13				
t <sub>rr</sub>	reverse recovery time	$I_S = 7 \text{ A}; dI_S/dt = -100 \text{ A}/\mu\text{s}; V_{GS} = 0 \text{ V};$ $V_{DS} = 30 \text{ V}; T_i = 25 ^{\circ}\text{C}$	-	25	-	ns

5 of 12




Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values




Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values




Fig 7. Sub-threshold drain current as a function of gate-source voltage




Fig 8. Gate-source threshold voltage as a function of junction temperature




Fig 9. Drain-source on-state resistance as a function of drain current; typical values




Fig 10. Normalized drain-source on-state resistance factor as a function of junction temperature





Fig 11. Gate-source voltage as a function of gate charge; typical values



 $V_{GS} = 0V; f = 1MHz$ 

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values

**Product data sheet** 

8 of 12

### N-channel TrenchMOS logic level FET





Fig 13. Source current as a function of source-drain voltage; typical values

### 7. Package outline

#### SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.20 0.19	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT96-1	076E03	MS-012			<del>99-12-27</del> 03-02-18

Fig 14. Package outline SOT96-1 (SO8)



### N-channel TrenchMOS logic level FET

### 8. Revision history

#### Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes						
PHK13N03LT_2	20090317	Product data sheet	-	PHK13N03LT-01						
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>									
<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>										
PHK13N03LT-01	20030623	Product data sheet	-	-						

#### N-channel TrenchMOS logic level FET

### 9. Legal information

#### 9.1 Data sheet status

Document status [1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 9.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 9.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

#### 10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

# PHK13N03LT

### N-channel TrenchMOS logic level FET

### 11. Contents

1	Product profile	1
1.1	General description	1
1.2	Features and benefits	1
1.3	Applications	1
1.4	Quick reference data	1
2	Pinning information	2
3	Ordering information	2
4	Limiting values	2
5	Thermal characteristics4	4
6	Characteristics	5
7	Package outline	9
8	Revision history10	0
9	Legal information1	1
9.1	Data sheet status	1
9.2	Definitions1	1
9.3	Disclaimers	1
9.4	Trademarks1	
10	Contact information 1	1

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

