



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China


## N-channel TrenchMOS™ transistor

PHX9NQ20T , PHF9NQ20T

## FEATURES

- 'Trench' technology
- Low on-state resistance
- Fast switching
- Low thermal resistance

## SYMBOL



## QUICK REFERENCE DATA

$V_{DSS} = 200 \text{ V}$   
 $I_D = 5.2 \text{ A}$   
 $R_{DS(ON)} \leq 400 \text{ m}\Omega$

## GENERAL DESCRIPTION

N-channel, enhancement mode field-effect power transistor using **Trench** technology, intended for use in off-line switched mode power supplies, T.V. and computer monitor power supplies, d.c. to d.c. converters, motor control circuits and general purpose switching applications.



The PHX9NQ20T is supplied in the SOT186A (FPAK) conventional leaded package

## PINNING

## SOT186A (FPAK)

## SOT186 (FPAK)

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DSS}$	Drain-source voltage	$T_j = 25^\circ\text{C}$ to $175^\circ\text{C}$	-	200	V
$V_{DGR}$	Drain-gate voltage	$T_j = 25^\circ\text{C}$ to $175^\circ\text{C}$ ; $R_{GS} = 20 \text{ k}\Omega$	-	200	V
$V_{GS}$	Gate-source voltage		-	$\pm 20$	V
$I_D$	Continuous drain current	$T_{hs} = 25^\circ\text{C}$ ; $V_{GS} = 10 \text{ V}$	-	5.2	A
		$T_{hs} = 100^\circ\text{C}$ ; $V_{GS} = 10 \text{ V}$	-	3.3	A
$I_{DM}$	Pulsed drain current	$T_{hs} = 25^\circ\text{C}$	-	21	A
$P_D$	Total power dissipation	$T_{hs} = 25^\circ\text{C}$	-	25	W
$T_j, T_{stg}$	Operating junction and storage temperature	$T_{hs} = 25^\circ\text{C}$	-55	150	$^\circ\text{C}$

## N-channel TrenchMOS™ transistor

PHX9NQ20T , PHF9NQ20T

**AVALANCHE ENERGY LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E <sub>AS</sub>	Non-repetitive avalanche energy	Unclamped inductive load, I <sub>AS</sub> = 7.2A; t <sub>p</sub> = 100 µs; T <sub>j</sub> prior to avalanche = 25°C; V <sub>DD</sub> ≤ 25 V; R <sub>GS</sub> = 50 Ω; V <sub>GS</sub> = 10 V; refer to fig;15	-	93	mJ
I <sub>AS</sub>	Peak non-repetitive avalanche current		-	8.7	A

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
R <sub>th j-hs</sub>	Thermal resistance junction to mounting base		-	-	5	K/W
R <sub>th j-a</sub>	Thermal resistance junction to ambient	SOT186A package, in free air	-	55	-	K/W

**ELECTRICAL CHARACTERISTICS**T<sub>j</sub>= 25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V; I <sub>D</sub> = 0.25 mA;	200	-	-	V
V <sub>GS(TO)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> ; I <sub>D</sub> = 1 mA	178 2	- 3	- 4	V
R <sub>DS(ON)</sub>	Drain-source on-state resistance	V <sub>GS</sub> = 10 V; I <sub>D</sub> = 4.5 A	1 - 300	- - 400	- 6 0.94	V mΩ
g <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 25 V; I <sub>D</sub> = 4.5 A	3.8	6	-	S
I <sub>GSS</sub>	Gate source leakage current	V <sub>GS</sub> = ± 10 V; V <sub>DS</sub> = 0 V	-	10	100	nA
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>DS</sub> = 200 V; V <sub>GS</sub> = 0 V	-	0.05	10	µA
				T <sub>j</sub> = 150°C	- 500	µA
Q <sub>g(tot)</sub>	Total gate charge	I <sub>D</sub> = 9 A; V <sub>DD</sub> = 160 V; V <sub>GS</sub> = 10 V	-	24	-	nC
Q <sub>gs</sub>	Gate-source charge		-	4	-	nC
Q <sub>gd</sub>	Gate-drain (Miller) charge		-	12	-	nC
t <sub>d on</sub>	Turn-on delay time	V <sub>DD</sub> = 100 V; R <sub>D</sub> = 10 Ω;	-	8	-	ns
t <sub>r</sub>	Turn-on rise time	V <sub>GS</sub> = 10 V; R <sub>G</sub> = 5.6 Ω	-	19	-	ns
t <sub>d off</sub>	Turn-off delay time	Resistive load	-	25	-	ns
t <sub>f</sub>	Turn-off fall time		-	15	-	ns
L <sub>d</sub>	Internal drain inductance	Measured from drain lead to centre of die	-	4.5	-	nH
L <sub>s</sub>	Internal source inductance	Measured from source lead to source bond pad	-	7.5	-	nH
C <sub>iss</sub>	Input capacitance	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 25 V; f = 1 MHz	-	959	-	pF
C <sub>oss</sub>	Output capacitance		-	93	-	pF
C <sub>rss</sub>	Feedback capacitance		-	54	-	pF

## N-channel TrenchMOS™ transistor

PHX9NQ20T , PHF9NQ20T

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS** $T_j = 25^\circ\text{C}$  unless otherwise specified


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_s$	Continuous source current (body diode)		-	-	8.7	A
$I_{SM}$	Pulsed source current (body diode)		-	-	35	A
$V_{SD}$	Diode forward voltage	$I_F = 9 \text{ A}; V_{GS} = 0 \text{ V}$	-	0.85	1.2	V
$t_{rr}$ $Q_{rr}$	Reverse recovery time Reverse recovery charge	$I_F = 9 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s};$ $V_{GS} = -10 \text{ V}; V_R = 25 \text{ V}$	-	92 0.5	- -	ns $\mu\text{C}$

**ISOLATION LIMITING VALUE & CHARACTERISTIC** $T_{hs} = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	R.M.S. isolation voltage from all three terminals to external heatsink	SOT186A package; $f = 50\text{-}60 \text{ Hz}$ ; sinusoidal waveform; R.H. $\leq 65\%$ ; clean and dustfree	-		2500	V
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	SOT186 package; R.H. $\leq 65\%$ ; clean and dustfree	-		1500	V
$C_{isol}$	Capacitance from pin 2 to external heatsink	$f = 1 \text{ MHz}$	-	10	-	pF


## N-channel TrenchMOS™ transistor

**PHX9NQ20T , PHF9NQ20T**




*Fig. 1. Normalised power dissipation.*

$$PD\% = 100 \cdot P_D / P_{D, 25^\circ C} = f(T_{mb})$$



*Fig.4. Transient thermal impedance.*

$$Z_{th\ j-mb} = f(t); \text{parameter } D = t_p/T$$



*Fig.2. Normalised continuous drain current.*

$$ID\% = 100 \cdot I_D/I_{D,25\text{ }^{\circ}\text{C}} = f(T_{mb}); V_{GS} \geq 10 \text{ V}$$




Fig.5. Typical output characteristics,  $T_i = 25^\circ\text{C}$ .

$$I_D = f(V_{DS})$$




Fig.3. Safe operating area  
 $I_D$  &  $I_{DM} = f(V_{DS})$ ;  $I_{DM}$  single pulse; parameter  $t_p$




Fig.6. Typical on-state resistance,  $T_j = 25^\circ\text{C}$ .  
 $R_{DS(ON)} = f(I_D)$

## N-channel TrenchMOS™ transistor

PHX9NQ20T , PHF9NQ20T




Fig.7. Typical transfer characteristics.  
 $I_D = f(V_{GS})$




Fig.10. Gate threshold voltage.  
 $V_{GS(TO)} = f(T_j)$ ; conditions:  $I_D = 1$  mA;  $V_{DS} = V_{GS}$




Fig.8. Typical transconductance,  $T_j = 25$  °C.  
 $g_{fs} = f(I_D)$




Fig.11. Sub-threshold drain current.  
 $I_D = f(V_{GS})$ ; conditions:  $T_j = 25$  °C




Fig.9. Normalised drain-source on-state resistance.  
 $R_{DS(ON)}/R_{DS(ON)25\text{ }^{\circ}\text{C}} = f(T_j)$




Fig.12. Typical capacitances,  $C_{iss}$ ,  $C_{oss}$ ,  $C_{rss}$ .  
 $C = f(V_{DS})$ ; conditions:  $V_{GS} = 0$  V;  $f = 1$  MHz

## N-channel TrenchMOS™ transistor

PHX9NQ20T , PHF9NQ20T




Fig.13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$




Fig.15. Maximum permissible non-repetitive avalanche current ( $I_{AS}$ ) versus avalanche time ( $t_{AV}$ ); unclamped inductive load




Fig.14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$

## N-channel TrenchMOS™ transistor

PHX9NQ20T , PHF9NQ20T


## MECHANICAL DATA

Dimensions in mm

Plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3 lead TO-220

SOT186A

Net Mass: 2 g



0      5      10 mm  
scale

## DIMENSIONS (mm are the original dimensions)

UNIT	A	A <sub>1</sub>	b	b <sub>1</sub>	b <sub>2</sub>	c	D	D <sub>1</sub>	E	e	e <sub>1</sub>	j	K	L	L <sub>1</sub>	L <sub>2</sub> <sup>(1)</sup> max.	P	Q	q	T <sup>(2)</sup>	w
mm	4.6	2.9	0.9	1.1	1.4	0.7	15.8	6.5	10.3	2.54	5.08	2.7	0.6	14.4	3.30	3	3.2	2.6	3.0	2.5	0.4
	4.0	2.5	0.7	0.9	1.2	0.4	15.2	6.3	9.7			2.3	0.4	13.5	2.79		3.0	2.3	2.6		

## Notes

1. Terminal dimensions within this zone are uncontrolled. Terminals in this zone are not tinned.
2. Both recesses are Ø 2.5 × 0.8 max. depth

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT186A		TO-220				97-06-11

Fig.16. SOT186A; The seating plane is electrically isolated from all terminals.

## Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Refer to mounting instructions for F-pack envelopes.
3. Epoxy meets UL94 V0 at 1/8".

## N-channel TrenchMOS™ transistor

PHX9NQ20T , PHF9NQ20T

## MECHANICAL DATA

Dimensions in mm

Plastic single-ended package; isolated heatsink mounted;  
1 mounting hole; 3 lead TO-220 exposed tabs

SOT186

Net Mass: 2 g




Fig.17. SOT186; The seating plane is electrically isolated from all terminals.

## Notes

- Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
- Refer to mounting instructions for F-pack envelopes.
- Epoxy meets UL94 V0 at 1/8".

## N-channel TrenchMOS™ transistor

PHX9NQ20T , PHF9NQ20T

**DEFINITIONS**

<b>Data sheet status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and does not form part of the specification.	
<b>© Philips Electronics N.V. 2000</b>	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

**LIFE SUPPORT APPLICATIONS**

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.