



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



60 Volt, 12 Amp Full-Function Load Disconnect Switch Solution

Description

The *Cool-Switch*® PI2161 is a complete full-function Load Disconnect Switch solution for medium voltage applications with a high-speed electronic circuit breaker and a very low on-state resistance MOSFET. It is designed to protect an input power bus from output load fault conditions. The PI2161 Cool-Switch solution is offered in an extremely small, thermally enhanced 7mm x 8mm LGA package. The PI2161 enables an extremely low power loss solution with fast dynamic response to an over current fault or \overline{EN} high conditions. The PI2161 senses a small portion of the total MOSFET current and has a low voltage threshold allowing the use of low power sense resistors.

The switch is closed when the \overline{EN} input is low and is open when \overline{EN} is high. Once enabled, the PI2161 monitors the MOSFET current through a sense resistor. If an over current level is sensed, the switch is quickly latched off to prevent the power source from being overloaded. Bringing the \overline{EN} pin high will reset the over current latch allowing retry. The PI2161 has an internal 10k Ω bias resistor connected between the Drain (D) and VC to eliminate need for external resistor in a 44V bus application (41V to 48V).

Typical Application:




Figure 1: PI2161 High Side Disconnect switch

Features

- Integrated High Performance 12A, 8.5m Ω MOSFET
- Very small, high density fully-optimized solution with simple PCB layout
- Programmable latching over-current detection
- Fast 120ns disconnect response to load failures
- Low loss current sensing
- Fast disable via \overline{EN} pin, typically 200ns.
- Load Status output (VO scaled load voltage)

Applications

- N+1 Redundant Power Systems
- Servers & High End Computing
- Load Disconnect
- High Side Circuit Breaker

Package Information

The PI2161 is offered in the following package:

- 17-pin 7mm x 8mm thermally enhanced LGA package, achieving <10°C/W $R_{\theta J-PCB}$





Figure 2: PI2161 response time to output short fault condition

Pin Description

Pin Name	Pin Number	Description
\overline{EN}	1	Enable: Logic level input, active low allows switch to reach 8.5mΩ typical in the on state within 2ms. A logic high input will turn the switch off in typically 200ns. Leave this pin open to allow switch to turn on after application of input power.
VO	2	Load Status Output: This pin pulls to the load voltage once the switch is enabled through an internal 150kΩ resistor. Connect a resistor from this pin to ground to scale the load voltage to the appropriate logic or analog level. Ground this pin if unused.
VC	3	Voltage Bias: This pin is the supply pin for the control circuitry and gate driver. Connect a 0.1μF capacitor between the VC pin and the PG pin. Voltage on this pin is regulated to 11.7V with respect to PG by an internal shunt regulator. A 10kΩ internal resistor (R _{D-VC}) is connected between D pin and VC pin.
PG	4	Control Circuitry Return: PG is the floating return path for the controller circuitry. Connect this pin via a resistor to the GND (ground), as shown in Figure 1.
SP	5	Sense-Positive Input: Connect the SP pin to the SL pin side of the sense resistor as a Kelvin connection. The magnitude of the voltage difference between SP and SN provides an indication of the current through the sense resistor and the SL section of the MOSFET.
SL	6,7	Source Low: A low percentage of the internal N-channel MOSFET source current passes through this to the sense resistor. Refer to the <i>Current Sense</i> section in the Functional Description .
SN	8	Sense-Negative Input: Connect the SN pin to the SH pin side of the sense resistor as a Kelvin connection. The magnitude of the voltage difference between SP and SN provides an indication of the current through the sense resistor and the SL section of the MOSFET.
SH	9, 10, 11, 17	Source High: The Source of the internal N-channel MOSFET section providing the majority of the load current and alternate bias to the control circuitry.
D	12, 13, 14, 16	Drain: The Drain of the internal N-channel MOSFET, connect to the input power source bus voltage that provides the current to the load.
GND	15	Ground: This pin is the return (ground) for the enable circuitry. Connect this pin to the logic/system power ground.

Package Pin-Outs



Absolute Maximum Ratings

Note: Unless otherwise specified, all voltage nodes are referenced to “PG”

Drain-to-Source Voltages (V_D to V_{SH} and V_{SL})	60V @ 25°C
Source Current ($I_{SH}+I_{SL}$) Continuous	12A @ 25°C
Source Current ($I_{SH}+I_{SL}$) Pulsed (10 μ s)	100A
Source Current ($I_{SH}+I_{SL}$) Pulsed (300ns) ⁽¹⁾	150A
Single Pulse Avalanche Current ($T_{AV}<11\mu$ s) ⁽¹⁾	33A
Junction-to-Ambient Thermal Resistance ($R_{\theta J-A}$)	45°C/W (0LFM)
Junction-to-PCB Thermal Resistance ($R_{\theta J-PCB}$)	10°C/W
SH, SL, SP, SN to PG	-0.3V to 13V / 20mA
SH to SL ⁽⁴⁾	$\pm 1.5V$
VC to PG	-0.3V to 13V / 10mA
Drain (D) to PG, Drain (D) to GND	-0.3V to 60V / 10mA
VO, \overline{EN}	-0.3V to 60V / 1mA
Storage Temperature	-65°C to 150°C
Operating Junction Temperature	-40°C to 140°C
Internal MOSFET Operating Junction Temperature	-40°C to 150°C
Lead Temperature (Soldering, 20 sec)	250°C
ESD Rating	CDM Class IV

Electrical Specifications

Unless otherwise specified: -40°C < T_J < 125°C, $V_{VC-PG}=10.5V$, $V_{PG}=V_{GND}=0V$, $C_{VC}=0.1\mu F$

Parameter	Symbol	Min	Typ	Max	Units	Conditions
Control Circuit Supply (VC to PG)						
Operating Supply Range	V_{VC-PG}	8.5		10.5	V	No VC limiting Resistor
Quiescent Current	I_{VC}		1.7	2.1	mA	VC = 10.5V, SP=SN=VC
Quiescent Current at Start Up	I_{VCSU}	2.0	2.5	3.0	mA	VC = 8.5V, SP=SN=PG
Clamp Voltage	V_{VC-CLM}	11	11.7	12.5	V	$I_{VC}=3mA$
Clamp Shunt Resistance	R_{SHUNT}			10	Ω	Delta $I_{VC}=10mA$
Under-Voltage Rising Threshold	V_{VCUVLO}	6.2	7.32	8.5	V	$V_D=V_{VC}$, measure when $V_D=V_{SH}$
Under-Voltage Falling Threshold	V_{VCUVF}	6	7.00	7.9	V	
Under-Voltage Hysteresis	$V_{VCUV-HS}$	240	320	400	mV	
Drain Supply						
Operating Supply Range	V_{VD-GND}	41	44	48	V	$R_{PG}=6k\Omega$
D to VC resistance	R_{D-VC}	8	10	14	k Ω	
D input UVLO Rising Threshold	$V_{VD-UVLO}$	27	33	38	V	$R_{PG}=6k\Omega$, $I_{SH}=-1mA$ $\overline{EN}=0$

Electrical Specifications

Unless otherwise specified: $-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$, $V_{VC-PG} = 10.5\text{V}$, $V_{PG} = V_{GND} = 0\text{V}$, $C_{VC} = 0.1\mu\text{F}$

Parameter	Symbol	Min	Typ	Max	Units	Conditions
DIFFERENTIAL AMPLIFIER AND COMPARATORS						
Common Mode Input Voltage	V_{CM}	V_{PG}		$V_{VC} + 0.3$	V	
Differential Operating Input Voltage ⁽¹⁾	V_{SP-SN}			250	mV	SP-SN
SP Input Bias Current	I_{SP}	15	25	35	μA	SP=SN=VC
SN Input Bias Current	I_{SN}	25	37	50	μA	SP=SN=VC
D_{BST} Diode Forward Voltage (SN to VC)	V_{DBST}		0.87	1.0	V	$I_{SN} = 3\text{mA}$
Low Range Overcurrent Threshold	V_{OC-THL}	63	70	77	mV	VC-SN=0V
Low Range Overcurrent Turn-off Time	T_{OC-OFF}		120	200	ns	$V_{SP-SN} = 0 \sim 200\text{mV}$ step to 90% of V_{SH} max, SN=VC
High Range Overcurrent Threshold	V_{OC-THH}	133	166	200	mV	VC-SN=6V
Overcurrent Hysteresis ⁽¹⁾	V_{OC-HY}	9	13	17	mV	
Over Current Range switch over Threshold	V_{SOTH}	0.5	0.8	1	V	VC-SN
Over Current Range switch over delay ⁽¹⁾ : Low to high Threshold	T_{SOL2H}	100	170	300	ns	VC-SN= -0.7V~1.7V
Over Current Range switch over delay: High to low threshold	T_{SOH2L}	80	125	190	ns	SN-VC= -1.7V~0.7V
Internal N-Channel MOSFET						
Drain-to-Source Breakdown Voltage	BV_{DSS}	60			V	$I_D = 2\text{mA}$, $T_J = 25^{\circ}\text{C}$;
Source Current Continuous	$I_{SH} + I_{SL}$			12	A	In ON state, $T_J = 25^{\circ}\text{C}$
Drain to source Off State Current	I_{DS-OFF}		3.2	4.3	mA	$\overline{EN} = 3.3\text{V}$, $V_D = 44\text{V}$, $V_{SH} = V_{SL} = 0\text{V}$
Drain-to-Source On Resistance	$R_{DS(on)}$		8.5	11	m Ω	In ON state, $I_D = 10\text{A}$. $T_J = 25^{\circ}\text{C}$
Current Sense Ratio ⁽³⁾	K_S			8	%	$I_{SL} / (I_{SH} + I_{SL})$, $I_D = 10\text{A}$ ⁽⁴⁾
Internal Schottky Diode (between PG and SH)						
D_{Clamp} Forward voltage	V_F			400	mV	$V_F = 10\text{mA}$, $T_J = 25^{\circ}\text{C}$
Load Status Voltage (VO)						
Source (SH) to VO resistance	R_{SH-VO}	147	150	153	k Ω	
Source to VO leakage	I_{VOLK}			5	μA	
Enable (\overline{EN})						
Threshold Voltage	$V_{\overline{EN}}$	0.4		1.6	V	
Input bias @ 3.3V	$I_{\overline{EN}}$		50		μA	

Note 1: These parameters are not production tested but are guaranteed by design, characterization, and correlation with statistical process control.

Note 2: Current sourced by a pin is reported with a negative sign.

Note 3: Refer to the *Current Sense* section in the **Functional Description**

Note 4: A sense Resistor (R_s) has to be connected between SH and SL as shown in Figure 1, $R_s \leq 2\Omega$.

Functional Description:

The PI2161 integrated *Cool-Switch* product takes advantage of two different technologies combining low $R_{DS(on)}$ N-channel MOSFETs with high density control circuitry to provide a high side fast Circuit Breaker solution. The PI2161's 8.5m Ω on state resistance MOSFET minimizes the voltage drop, at the maximum rated current of 12A, significantly reducing power dissipation and eliminating the need for heat sinking.

As shown in the typical application Figure 1 and the block diagram Figure 5, the unique aspect of the load current sensing scheme is that only a small portion of the total MOSFET source current is routed through the sense resistor (R_s). This allows using a much lower power component compared to the conventional method of sensing the total current to the load. Figure 5, Figure 6 and Figure 7 show the PI2161 block diagram, timing diagram and state diagram respectively.

Differential Amplifier:

The PI2161 integrates a high-speed fixed offset voltage differential amplifier to sense the difference between the Sense Positive (SP) pin and Sense Negative (SN) pin voltage. The amplifier output is connected to the control logic that determines the state of the fault latch. To avoid tripping the breaker due to load capacitance during initial power up, a higher threshold (V_{OC-THH}) is used. The amplifier will detect if the drop across the sense resistor reaches 166mV and discharge the gate of the MOSFET if detected. Once the load voltage approaches the input potential, the threshold (V_{OC-THL}) is lowered to 70mV. This allows for capacitive load charging and continuous current sensing without the use of a sense blanking timer.

Current Sense:

The PI2161 internal MOSFET source is split into two portions, Source High current (SH) and Source Low current (SL). SH conducts the majority of the current and SL conducts a small portion of the load current. SL current is routed through the sense Resistor (R_s) for current sensing.

The value of the sense Resistor in the path of the sense current, will create a voltage drop and have an effect on the current ratio K_S . The current ratio is expressed in the following equation as a function of $R_{DS(on)}$ and R_s .

Note that the MOSFET $R_{DS(on)}$ value is temperature dependent and temperature will effect the current ratio. For one $R_{DS(on)}$ value the current ratio is constant with respect to the load current. Current ratio vs. sense resistor over temperature performance is shown in Figure 3.

$$K_S = \frac{I_{SL}}{I_{Load}} = \frac{12 * R_{DS(on)}}{144 * R_{DS(on)} + (R_s + 17.5) * (11)}$$

Where:

- R_s : Sense Resistor value in [m Ω]
- $R_{DS(on)}$: MOSFET ON resistance value [m Ω]
- K_S : Current sense ratio
- I_{SL} : SL sense current [A]
- I_{Load} : Load Current [A]




Figure 3: Current ratio vs. sense resistor over temperature

Figure 4 characterizes the trip current range between 25°C and 125°C over a range of sense resistor values.

The equations and an example for calculating R_s value for a trip current level and the equation for the trip current at a given sense resistor value are provided in the *Application Information* section.

Enable Input: (\overline{EN})

This input provides control of the switch state enabling and disabling with logic level signals. The active low feature allows grounding or floating of the input resulting in switch closure upon application of input power. System control can disable the switch and reset the over current latch by pulling this pin to a logic high state.

Once enabled the load voltage will reach the input voltage in typically 1 ms and the device will sense the current continuously once the POR interval has cleared relative to the VC to PG potential. The disable control with this input is very fast, turning the switch off in typically 200ns. The response to open during an

over current event is typically 120ns and the switch will latch off until reset by bringing this input high or recycling of the input power.




Figure 4: Over current trip vs. sense resistor over temperature.

VC Voltage Regulator and MOSFET Drive:

The biasing scheme in the PI2161 uniquely enables the gate control relative to the PG pin via the resistor R_{PG} shown in Figure 1. The VC input provides power to the control circuitry, the charge pump and the gate driver. An internal regulator clamps the VC voltage to 11.7V with respect to PG.

The internal regulator circuit has a comparator to monitor VC voltage and pulls the gate low when VC to PG is lower than the VC Under-Voltage Threshold.

During start up or in a fault condition when the output (Load) is shorted, the VC pin is biased through a 10KΩ (R_{D-VC}) internal resistor connected to the drain

of the MOSFET. The VC pin will be biased through the load potential once the MOSFET is enabled.

In a high voltage application as shown in Figure 1 the lower bias resistor R_{PG} placed between the PG pin and system ground is required. R_{PG} creates an offset voltage at the PG pin to regulate VC with respect to PG when the MOSFET is enabled and the load voltage reaches the input voltage.

The PI2161 has an integrated charge pump that approximately doubles the regulated VC with respect to PG enhancing the N-Channel MOSFET gate to source voltage.

The internal gate driver controls the N-channel MOSFET such that in the on state, the gate driver applies current to the MOSFET gate driving it to bring the load up to the input voltage and into the $R_{DS(on)}$ condition.

When an over current condition is sensed the gate driver pulls the gate low to PG and discharges the MOSFET gate with 4A peak capability.

Load Status: (VO)

When the Gate is enabled, a 150kΩ resistor is connected to the MOSFET source and VO. An external resistor between VO and ground creates a voltage divider that scales the load voltage down to the desired level to interface with the diagnostic circuit to represent a logic state or analog voltage level. The external resistor R_{VO} can be calculated using the following equation:

$$R_{VO} = 150K\Omega * \frac{VO}{V_{SH} - VO}$$

Where:

- VO : Desired voltage level at VO pin
- V_{SH} : Enabled load or SH voltage




Figure 5: PI2161 block diagram




Figure 6: PI2161 timing diagram, referenced to Figure 1.




Figure 7: PI2161 State Diagram, referenced to Figure 1.

Typical Characteristics:




Figure 8: Controller bias current vs. temperature.




Figure 11: Internal MOSFET drain to source breakdown voltage vs. temperature.




Figure 9: Low Range Overcurrent Threshold vs. temperature.




Figure 12: Internal MOSFET on-state resistance vs. temperature




Figure 10: Low Range Overcurrent Turn-off time vs. temperature.




Figure 13: Internal MOSFET source to drain diode forward voltage (pulsed $\le 300\mu s$).

Thermal Characteristics:




Figure 14: MOSFET Junction Temperature vs. Input Current for a given ambient temperature (0LFM)




Figure 16: MOSFET Junction Temperature vs. Input Current for a given ambient temperature (200LFM)




Figure 15: PI2161 input current de-rating based on the MOSFET maximum $T_J = 150^\circ C$ vs. ambient temperature




Figure 17: PI2161 input current de-rating vs. PCB temperature, for the MOSFET maximum T_J at $125^\circ C$ and $150^\circ C$




Figure 18: PI2161 mounted on a $1in^2$ pad of 0.5 oz copper. Thermal Image picture, $I_{out} = 10A$, $T_A = 25^\circ C$, Air Flow = 0LFM




Figure 19: PI2161 response to an increase in load current

Application Information

The PI2161 *Cool-Switch* is a medium voltage high side load disconnect switch.

This section describes in detail the procedure to follow when designing with the PI2161 load disconnect switch.

Lower Bias Resistor selection: R_{PG}

As described in Functional Description section, in a floating application as shown in Figure 1 the lower bias resistor R_{PG} placed between the PG pin and system ground is required. R_{PG} creates an offset voltage at the PG pin to regulate VC with respect to PG when the MOSFET is enabled.

The R_{PG} resistor can be calculated using the following expression:

$$R_{PG} = \frac{V_{VD-UVLO\ min} - VC_{clampMAX} - V_{DBST-MAX}}{I_{VCMAX} + 100\mu A}$$

The R_{PG} worst case condition for power dissipation is a function of the maximum BUS voltage and minimum VC clamp voltage.

$$Pd_{RPG} = \frac{(Vin_{max} - VC_{clampMIN})^2}{R_{PG}}$$

Where:

$V_{VD-UVLO\ min}$: Drain input UVLO minimum voltage, 27V

Vin_{max} : Vin maximum voltage, 48V

$VC_{ClampMAX}$: Controller maximum VC clamp voltage, 12.5V

$V_{DBST-MAX}$: Maximum D_{BST} Forward Voltage, 1.0V

$VC_{ClampMIN}$: Controller minimum VC clamp voltage, 11V

I_{VCMAX} : Controller maximum VC bias current. 2.1mA

100 μA : 100 μA is added for a margin

Example: 41V < Vin < 48V

Make sure that the PI2161 to turn on below the minimum required voltage, use 27V for the minimum voltage to calculate R_{PG} .

$$R_{PG} = \frac{27V - 12.5V - 1V}{2.1mA + 100\mu A} = 6.136K\Omega \text{ or } 6.04K\Omega$$

$$Pd_{RPG} = \frac{(48V - 11V)^2}{6.04K\Omega} = 227mW$$

Enable Input: (\overline{EN})

This input provides control of the switch state enabling and disabling with logic level signals.

Current Sense Resistor Selection: R_s

The R_s value can be selected from Figure 4 to set the nominal trip current at junction temperature for internal MOSFET of 25°C or 125°C. To set the minimum trip current at specific junction temperature use the following procedure.

The current trip point is a function of the Low Range Overcurrent Threshold (V_{OC_THL}), the internal MOSFET on resistance ($R_{DS(on)}$) and current sense resistor (R_s). To insure that PI2161 will not trip within the expected nominal operating current range, include the variation of V_{OC_THL} and $R_{DS(on)}$ in the calculation when selecting R_s . V_{OC_THL} is 70mV typical, 63mV minimum and 77mV maximum. The $R_{DS(on)}$ typical value at 25°C is 8.5mΩ and 11mΩ maximum. $R_{DS(on)}$ will increase with temperature as shown in Figure 12, and can be calculated by multiplying the $R_{DS(on)}$ value at 25°C by the normalized factor in Figure 12 at the expected operating junction temperature or use the following equation.

$$R_{DS(on)}(T_J) = R_{DS(on)}(25^\circ C) * (0.873 * e^{3.75 * T_J * 10^{-3}} + 0.041)$$

Where:

T_J : Internal MOSFET Junction temperature

$R_{DS(on)}(T_J)$: Internal MOSFET $R_{DS(on)}$ at T_J in °C

$R_{DS(on)}(25^\circ C)$: Internal MOSFET $R_{DS(on)}$ at $T_J = 25^\circ C$

The sense resistor can be calculated from the following equation as a function of the trip current:

$$R_s = \frac{V_{OC_THL} * (144 * R_{DS(on)} + 192.5)}{12 * I_{TRIP} * R_{DS(on)} - 11 * V_{OC_THL}}$$

And the trip current can be calculated from the following equation:

$$I_{TRIP} = \frac{V_{OC_THL} * (144 * R_{DS(on)} + 11 * (R_s + 17.5))}{12 * R_s * R_{DS(on)}}$$

Sense resistor Maximum power dissipation is:

$$Pd_{RS} = \frac{V_{TH-MAX}^2}{R_s}$$

Where:

R_s : Current sense resistor [mΩ]

I_{TRIP} : Current trip point [A]

V_{OC_THL} : Low Range Overcurrent Threshold [mV],
63mV minimum

V_{TH-MAX} : Maximum Overcurrent Threshold [mV],
77mV

Current trip calculation example:

Minimum current tripping point = 12A

Maximum MOSEFET junction temperature = 100°C.

The lowest tripping current will occur at the internal MOSFET maximum $R_{DS(on)}$ and its maximum junction temperature, and minimum Low Range Overcurrent Threshold (V_{OC_THL}).

The MOSET maximum $R_{DS(on)}$ is 11mΩ at 25°C and at maximum junction temperature will be

$$R_{DS(on)}(100) = 11m\Omega * (0.873 * e^{3.75 * 100 * 10^{-3}} + 0.041)$$

$$R_{DS(on)}(100) = 14.42m\Omega$$

Select R_s at minimum $V_{OC_THL} = 63mV$

$$R_s = \frac{63 * (144 * 14.42 + 192.5)}{12 * 12 * 14.42 - 11 * 63} = 103.32m\Omega$$

R_s maximum power dissipation:

$$Pd_{RS} = \frac{V_{TH-MAX}^2}{R_s} = \frac{0.077^2}{0.103} = 57.6mW$$

This is a low power dissipation resistor and any package size work as far by selecting the nearest standard value. The closest resistor available value in 1% accuracy in an 0603 or 0805 package is 0.10Ω (100mΩ).

If 0603 0.10Ω 1% resistor selected, then the minimum trip current is:

$$I_{TRIP} = \frac{63 * (144 * 14.42 + 11 * (100 + 17.5))}{12 * 100 * 14.42} = 12.26A$$

Internal N-Channel MOSFET BV_{DSS} :

The PI2161's internal N-Channel MOSFET breakdown voltage (BV_{DSS}) is rated for 60V at 25°C and will degrade to 55.5V at -40°C, refer to Figure 11. Drain to source voltage should not exceed BV_{DSS} in nominal operation. During a fast switching transient the MOSFET can tolerate voltages higher than its BV_{DSS} rating under avalanche conditions. Refer to the Absolute Maximum Ratings table.

In load disconnect switch applications when the load is shorted, a large current is sourced from the input supply through the MOSFET. Depending on the input impedance of the system and the parasitic inductance, the current in the MOSFET may exceed the source pulsed current rating (150A) just before the PI2161 MOSFET is turned off.

The peak current during an output short condition is calculated as follows, assuming that the output has very low impedance and it is not a limiting factor:

$$I_{PEAK} = \frac{V_D * t_{OC-OFF}}{L_{PARASITIC}}$$

Where:

I_{PEAK} : Peak current in PI2161 MOSFET before it is turned off.

V_D : Input voltage or load voltage at D pin before input short condition did occur.

t_{OC-OFF} : Low Range Overcurrent Turn-off Time.

$L_{PARASITIC}$: Circuit parasitic inductance

The high peak current during an output short and before the MOSFET turns off, stores energy in the circuit parasitic inductance, and as soon as the MOSFET turns off, the stored energy at the drain side of the internal MOSFET will be released to produce a voltage higher than the input voltage while the MOSFET source is at ground. This event will create a high voltage difference between the drain and source of the MOSFET. **The MOSFET will avalanche, but this avalanche will not affect the MOSFET performance because the PI2161 has a fast response time to the input fault condition and the stored energy will be well below the MOSFET avalanche capability.**

MOSFET avalanche energy during an output short event is calculated as follows:

$$E_{AS} = \frac{1}{2} * \frac{1.3 * BV_{DSS}}{1.3 * BV_{DSS} - V_S} * L_{PARASITIC} * I_{PEAK}^2$$

Where:

E_{AS} : Avalanche energy

BV_{DSS} : MOSFET maximum rated voltage (60V)

Power dissipation:

In Load Disconnect Switch applications, the MOSFET is on in steady state operation and the power dissipation is derived from the total source current and the on-state resistance of the MOSFET.

The PI2161 internal MOSFET power dissipation can be calculated with the following equation:

$$Pd_{MOSFET} = I_s^2 * R_{DS(on)}$$

Where:

I_s : Source Current

Pd_{MOSFET} : MOSFET power dissipation

$R_{DS(on)}$: MOSFET on-state resistance

Note: For the worst case condition, calculate with maximum rated $R_{DS(on)}$ at the MOSFET maximum operating junction temperature because $R_{DS(on)}$ is temperature dependent. Refer to Figure 12 for normalized $R_{DS(on)}$ values over temperature. The PI2161 maximum $R_{DS(on)}$ at 25°C is 11mΩ and will increase by 43% at 125°C junction temperature.

The Junction Temperature rise is a function of power dissipation and thermal resistance.

$$Trise = R_{\theta JA} * Pd_{MOSFET} = R_{\theta JA} * I_s^2 * R_{DS(on)}$$

Where:

$R_{\theta JA}$: Junction-to-Ambient thermal resistance (45°C/Watt)

This calculation may require iteration to get to the final junction temperature. Figure 14 and Figure 16 show the PI2161 internal MOSFET final junction temperature curves versus conducted current at maximum $R_{DS(on)}$, given ambient temperatures and air flow.

Load Status Resistor Selection: (R_{VO})

R_{VO} can be calculated using the following equation:

$$R_{VO} = 150K\Omega * \frac{VO}{V_{SH} - VO}$$

Typical Application Example:

Load Disconnect Switch

Requirement:

Bus Voltage = 45V ±5V

Maximum Load Operating Current = 9A

Minimum Trip Current = 10A

Maximum Ambient Temperature = 60°C, no air flow (0LFM)

The current flow parasitic inductance is 60nH.

System logic voltage is 3.3V and logic high = 2.0V

Solution:

In this application, PI2161 is used to protect the power source from load failure, configured as shown in the circuit schematic in Figure 21.

R_{PG} Selection:

For a margin purpose, select R_{PG} to operate at input voltage below the required operating voltage, use 27V minimum operating voltage:

$$R_{PG} = \frac{V_{VD-UVLO\ min} - V_{C\ clamp\ MAX} - V_{DBST-MAX}}{I_{VCMAX} + 100\ \mu A}$$

$$R_{PG} = \frac{27V - 12.5V - 1V}{2.1mA + 0.1mA} = 6.136k\Omega$$

The closest 1% resistor available is 6.04kΩ, R_{PG} power dissipation will be:

$$PdR_{PG} = \frac{(V_{S-max} - V_{S-PGMin})^2}{R_{PG}} = \frac{(50V - 11V)^2}{6.04k\Omega} = 252mW$$

The selected resistor should be capable of supporting the total power at maximum operating temperature, 60°C. An 0805 (2012) will support the power requirement.

VO pin:

In this application use the minimum voltage output V_{SH} = 40V, and for VO use the logic high voltage (2.0V) with margin, VO = 2.1V

$$R_{VO} = 150K\Omega * \frac{2.1V}{40V - 2.1V} = 8.3K\Omega$$

Closest 1% resistor is 8.45kΩ to the high side
Calculate VO at V_{SH} = 40V and R_{VO}=8.45kΩ

$$VO = V_{SH} * \frac{R_{VO}}{150K\Omega + R_{VO}}$$

$$VO = 40V * \frac{8.45K\Omega}{150K\Omega + 8.45K\Omega} = 2.133$$

Power Dissipation and Junction Temperature:

First use Figure 14 (MOSFET Junction Temperature vs. Input Current) to find the final junction temperature for 9A load current at 60°C ambient temperature. In Figure 14 (illustrated in Figure 20) draw a vertical line from 9A to intersect the 60°C ambient temperature line. At the intersection draw a horizontal line towards the Y-axis (Junction Temperature). The Junction Temperature at maximum load current (9A) and 60°C ambient is 115°C.

R_{DS(on)} is 11mΩ maximum at 25°C and will increase as the Junction temperature increases. From Figure 12, at 115°C R_{DS(on)} will increase by 38%, then

$$R_{DS(on)} = 11m\Omega * 1.38 = 15.18m\Omega \text{ maximum at } 115^\circ C$$

Maximum power dissipation is:

$$Pd_{max} = I_{in}^2 * R_{DS(on)} = (9A)^2 * 15.18m\Omega = 1.23W$$

Recalculate T_J:

$$T_{J\ max} = 60^\circ C + \left(\frac{45^\circ C}{W} * (9A)^2 * 15.18m\Omega \right) = 115.3^\circ C$$




Figure 20: Example 1 final MOSFET junction temperature at 9A/60°C T_A

Select Rs:

The minimum trip current will occur at maximum MOSFET junction temperature and V_{OC-THL} = 63mV:

MOSFET Junction Temperature for 10A at 60°C can be estimated using the graph in Figure 14 as illustrated in Figure 20. Draw a vertical line from 10A to intersect the 60°C ambient temperature line. At the intersection draw a horizontal line towards the Y-axis (Junction Temperature). The Junction Temperature at maximum load current (10A) and 60°C ambient is 133°C.

$$R_{DS(on)}(T_J) = R_{DS(on)}(25^\circ C) * (0.873 * e^{3.75 * T_J * 10^{-3}} + 0.041)$$

$$R_{DS(on)}(133) = 11m\Omega * (0.873 * e^{3.75 * 133 * 10^{-3}} + 0.041)$$

$$R_{DS(on)}(133) = 16.26m\Omega$$

$$R_s = \frac{V_{OC_THL} * (144 * R_{DS(on)} + 192.5)}{12 * I_{TRIP} * R_{DS(on)} - 11 * V_{OC_THL}}$$

$$R_s = \frac{63 * (144 * 16.26 + 192.5)}{12 * 10 * 16.26 - 11 * 63} = 126.9m\Omega$$

The closest 1% resistor available off-the-shelf is 130mΩ.

The minimum trip current is:

$$I_{TRIP} = \frac{V_{OC_THL} * (144 * R_{DS(on)} + 11 * (R_s + 17.5))}{12 * R_s * R_{DS(on)}}$$

$$I_{TRIP} = \frac{63 * (144 * 16.26 + 11 * (130 + 17.5))}{12 * 130 * 16.26} = 9.85A$$




Figure 21: PI2161 configured for 10A minimum trip current

Layout Recommendation:

Use the following general guidelines when designing printed circuit boards. An example of the typical land pattern for the PI2161 is shown in Figure 22.

- Use a solid ground (return) plane to reduce circuit parasitic.
- Connect Rs terminal at SN pin side and all S pads together with a wide trace to reduce trace parasitics and to accommodate the high current output, and also connect all D pads together with a wide trace to accommodate the high current input.
- Kelvin connect SP pin and SN pin to Rs terminals to the S pins.
- Connect SL pins together with a wide trace connect them to Rs.
- Place C_{VC} very close to PI2161 to have very short traces to PI2161 pins without any PCB via in between.
- Use 1oz of copper or thicker if possible to reduce trace resistance and reduce power dissipation.






Figure 22: PI2161 layout recommendation


Package Drawings




Pad Details:
 Pad D is copper defined, all others are soldermask defined.




Pad A: (2 Places)



Pad B: (2 Places)



Pad C: (4 Places)




Pad D: (9 Places)

All dimensions are in mm

Ordering Information

Part Number	Package	Transport Media
PI2161-01-LGIZ	7mm x 8mm 17-pin LGA	T&R

Footprint Recommendation:



Warranty

Vicor products are guaranteed for two years from date of shipment against defects in material or workmanship when in normal use and service. This warranty does not extend to products subjected to misuse, accident, or improper application or maintenance. Vicor shall not be liable for collateral or consequential damage. This warranty is extended to the original purchaser only.

EXCEPT FOR THE FOREGOING EXPRESS WARRANTY, VICOR MAKES NO WARRANTY, EXPRESS OR LIMITED, INCLUDING, BUT NOT LIMITED TO, THE WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

Vicor will repair or replace defective products in accordance with its own best judgment. For service under this warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within the terms of this warranty.

Information published by Vicor has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies. Vicor reserves the right to make changes to any products without further notice to improve reliability, function, or design. Vicor does not assume any liability arising out of the application or use of any product or circuit; neither does it convey any license under its patent rights nor the rights of others. Vicor general policy does not recommend the use of its components in life support applications wherein a failure or malfunction may directly threaten life or injury. Per Vicor Terms and Conditions of Sale, the user of Vicor components in life support applications assumes all risks of such use and indemnifies Vicor against all damages.

Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor components are not designed to be used in applications, such as life support systems, wherein a failure or malfunction could result in injury or death. All sales are subject to Vicor's Terms and Conditions of Sale, which are available upon request.

Specifications are subject to change without notice.

Vicor Corporation
25 Frontage Road
Andover, MA 01810
USA

Picor Corporation
51 Industrial Drive
North Smithfield, RI 02896
USA

Customer Service: custserv@vicorpower.com

Technical Support: apps@vicorpower.com

Tel: 800-735-6200

Fax: 978-475-6715