Ehipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Cool-Power® ZVS Switching Regulators PI332x-00

14 – 42V_{IN} Cool-Power ZVS Buck Regulator

Product Description

The PI332x-00 is a family of high input voltage, wide input range DC-DC ZVS Buck regulators integrating controller, power switches, and support components all within a high density System-in-Package (SiP).

The integration of a high-performance Zero-Voltage Switching (ZVS) topology, within the PI332x-00 series, increases point of load performance providing best in class power efficiency. The PI332x-00 requires only an external inductor, two voltage selection resistors and minimal capacitors to form a complete DC-DC switch mode buck regulator.

Features & Benefits

- High Efficiency HV ZVS Buck Topology
- Wide input voltage range of 14 42V
- Power-up into pre-biased load ≤ 6.0V
- Parallel capable with single wire current sharing
- Input Over/Undervoltage Lockout (OVLO/UVLO)
- Output Overvoltage Protection (OVP)
- Overtemperature Protection (OTP)
- Fast and slow current limits
- Differential amplifier for output remote sensing
- User adjustable soft start & tracking
- -40 to 120°C operating range (T_{INT})

Applications

- HV to PoL Buck Regulator Applications
- Computing, Communications, Industrial, Automotive Equipment

Package Information

• 10 x 14 x 2.6mm LGA SiP

Contents

Order Information

Thermal, Storage and Handling Information

Absolute Maximum Ratings

Notes: Stresses beyond these limits may cause permanent damage to the device. Operation at these conditions or conditions beyond those listed in the Electrical Specifications table is not guaranteed. All voltages are referenced to PGND unless otherwise noted.

Functional Block Diagram

Simplified Block Diagram

Pin Description

Package Pinout

TOP THROUGH VIEW OF PRODUCT

110 Pad LGA SiP (10 x 14mm)

PI332x-00 Common Electrical Characteristics

Specifications apply for -40° C < T_{INT} < 120°C, V_{IN} = 24V, EN = High, unless otherwise noted.

[a] All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI332x evaluation board with 3 x 3" dimensions and four-layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.

[b] Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control.

Output voltage is determined by an external feedback divider ratio.

 $[ct]$ Output current capability may be limited and other performance may vary from noted electrical characteristics when V_{OUT} is not set to nominal.

[d] Refer to Output Ripple plots.

[e] Refer to Load Current vs. Ambient Temperature curves.

[f] Refer to Switching Frequency vs. Load current curves.

Specifications apply for -40° C < T_{INT} < 120°C, V_{IN} = 24V, EN = High, unless otherwise noted.

[a] All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI332x evaluation board with 3 x 3" dimensions and four-layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.

[b] Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control. Output voltage is determined by an external feedback divider ratio.

 $^{[c]}$ Output current capability may be limited and other performance may vary from noted electrical characteristics when V_{OUT} is not set to nominal.

[d] Refer to Output Ripple plots.

[e] Refer to Load Current vs. Ambient Temperature curves.

[f] Refer to Switching Frequency vs. Load current curves.

[g] Contact factory applications for array derating and layout best practices to minimize sharing errors.

Specifications apply for -40° C < T_{INT} < 120°C, V_{IN} = 24V, EN = High, unless otherwise noted.

[a] All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI332x evaluation board with 3 x 3" dimensions and four-layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.

[b] Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control.

Output voltage is determined by an external feedback divider ratio.

 $\frac{c_1}{c_2}$ Output current capability may be limited and other performance may vary from noted electrical characteristics when V_{OUT} is not set to nominal.

[d] Refer to Output Ripple plots.

[e] Refer to Load Current vs. Ambient Temperature curves.

[f] Refer to Switching Frequency vs. Load current curves.

Figure 2 — System Efficiency, Low Trim, Board Temperature = 25ºC

Figure 4 — System Power Dissipation, Nominal Trim, Board Temperature = 25ºC

Figure 5 — System Power Dissipation, Low Trim, Board Temperature = 25ºC

Figure 6 — System Power Dissipation, High Trim, Board Temperature = 25ºC

Cool-Power® ZVS Switching Regulators Rev 1.1 Page 10 of 27 02/2018

PI3325-00 (5V_{OUT}) Electrical Characteristics (Cont.)

Figure 8 — System Efficiency, Low Trim, Board Temperature = 90ºC

Figure 10 — System Power Dissipation, Nominal Trim, Board Temperature = 90ºC

Figure 11 — System Power Dissipation, Low Trim, Board Temperature = 90ºC

Figure 12 — System Power Dissipation, High Trim, Board Temperature = 90ºC

Figure 14 — System Efficiency, Low Trim, Board Temperature = –40ºC

Figure 16 — System Power Dissipation, Nominal Trim, Board Temperature = –40ºC

Figure 17 — System Power Dissipation, Low Trim, Board Temperature = –40ºC

Figure 18 — System Power Dissipation, High Trim, Board Temperature = –40ºC

Cool-Power® ZVS Switching Regulators Rev 1.1 Page 12 of 27 02/2018

Figure 19 — Transient Response: 50% to 100% load, at 1A/µs. Nominal Line, Nominal Trim, COUT = 12 x 47µF Ceramic

Figure 20 — Output Voltage Ripple: Nominal Line, Nominal Trim, 100% load, COUT = 12 x 47µF Ceramic

Figure 22 — Output Short Circuit, Nominal Line

Figure 23 — Output Voltage Ripple: Nominal Line, Nominal Trim, 50% load, COUT = 12 x 47µF Ceramic

Figure 21 — Switching Frequency vs. Load, Nominal Trim Figure 24 — System Thermal Specified Operating Area: Max IOUT at Nominal Trim vs. temperature at locations noted

Figure 26 — Small Signal Modulator Gain vs. VEAO, Nominal Trim Figure 29 — Start Up From EN, VIN Pre-Applied, Nominal Line,

Figure 27 — rEQ_OUT vs VEAO, Nominal Trim

Figure 25 — Output Current vs. VEAO, Nominal Trim Figure 28 — Start Up From VIN Applied, Nominal Line, Nominal Trim, Typical Timing, PI3325 Shown

Nominal Trim, Typical Timing, PI3325 Shown

Functional Description

The PI332x-00 is a family of highly integrated ZVS Buck regulators. The PI332x-00 has an output voltage that can be set within a prescribed range shown in Table 1. Performance and maximum output current are characterized with a specific external power inductor (see Table 3).

Figure 30 — ZVS Buck with required components

For basic operation, Figure 30 shows the connections and components required. No additional design or settings are required.

ENABLE (EN)

EN is the enable pin of the converter. The EN Pin is referenced to SGND and permits the user to turn the regulator on or off. The EN default polarity is a positive logic assertion. If the EN pin is left floating or asserted high, the converter output is enabled. Pulling EN pin below V_{EN-LO} with respect to SGND will disable the regulator output.

Remote Sensing

If remote sensing is required, the PI332x-00 product family is equipped with a general purpose op-amp. This amplifier can allow full differential remote sense by configuring it as a differential follower and connecting the V_{DIFF} pin to the EAIN pin.

Soft Start

The PI332x-00 includes an internal soft-start capacitor to control the rate of rise of the output voltage. See the Electrical Characteristics Section for the default value. Connecting an external capacitor from the TRK pin to SGND will increase the start-up ramp period. See, "Soft Start Adjustment and Track," in the Applications Description section for more details.

Output Voltage Selection

The PI332x-00 output voltage is set with REA1 and REA2 as shown in Figure 30. Table 1 defines the allowable operational voltage ranges for the PI332x-00 family. Refer to the Output Voltage Set Point Application Description for details.

Table 1 — PI332x-00 family output voltage ranges

Output Current Limit Protection

The PI332x-00 has a current limit protection, which prevents the output from sourcing current higher than the regulator's maximum rated current. If the output current exceeds the Current Limit ($I_{\text{OUT CI}}$) for 1024µs, a slow current limit fault is initiated and the regulator is shutdown which eliminates output current flow. After Fault Restart Delay (t_{FR_DLY}), a soft-start cycle is initiated. This restart cycle will be repeated indefinitely until the excessive load is removed.

The PI332x-00 also has short circuit protection which can rapidly stop switching to protect against catastrophic failure of an external component such as a saturated inductor. If short circuit protection is triggered the PI332x-00 will complete the current cycle and stop switching. The module will attempt to soft start after Fault Restart Delay (t_{FR-DLY}).

Input Undervoltage Lockout

If V_{IN} falls below the input Undervoltage Lockout (UVLO) threshold, but remains high enough to power the internal bias supply, the PI332x-00 will complete the current cycle and stop switching. The system will soft start once the input voltage is reestablished and after the Fault Restart Delay.

Input Overvoltage Lockout

If V_{IN} exceeds the input Overvoltage Lockout (OVLO) threshold (V_{OVIO}) , while the controller is running, the PI332x-00 will complete the current cycle and stop switching. If V_{IN} remains above OVLO for at least t_{FR_DLY} , then the input voltage is considered reestablished once V_{IN} goes below V_{OVLO} - V_{OVLO_HYS} . If V_{IN} goes below OVLO before t_{FR_DLY} elapses, then the input voltage is considered reestablished once V_{IN} goes below V_{OVLO} . The system will soft start once the input voltage is reestablished and after the Fault Restart Delay.

Output Overvoltage Protection

The PI332x-00 family is equipped with output Overvoltage Protection (OVP) to prevent damage to input voltage sensitive devices. If the output voltage exceeds $V_{\text{OVP-REL}}$ or $V_{\text{OVP-ABS}}$, the regulator will complete the current cycle and stop switching. The system will resume operation once the output voltage falls below the OVP threshold and after Fault Restart Delay.

Overtemperature Protection

The PI332x features an over temperature protection (OTP), which will not engage until after the product is operated above the maximum rated temperature. The OTP circuit is only designed to protect against catastrophic failure due to excessive temperatures and should not be relied upon to ensure the device stays within the recommended operating temperature range. Thermal shutdown terminates switching and discharges the soft-start capacitor. The PI332x will restart after the excessive temperature has decreased by 30ºC.

Pulse Skip Mode (PSM)

PI332x-00 features a Pulse Skip Mode (PSM) to achieve high efficiency at light loads. The regulators are setup to skip pulses if EAO falls below a PSM threshold (PSM_{SKIP}). Depending on conditions and component values, this may result in single pulses or several consecutive pulses followed by skipped pulses. Skipping cycles significantly reduces gate drive power and improves light load efficiency. The regulator will leave PSM once the EAO rises above the Pulse Skip Mode threshold.

Variable Frequency Operation

Each PI332x-00 is preprogrammed to a base operating frequency, with respect to the power stage inductor (see Table 2), to operate at peak efficiency across line and load variations. At low line and high load applications, the base frequency will decrease to accommodate these extreme operating ranges. By stretching the frequency, the ZVS operation is preserved throughout the total input line voltage range therefore maintaining optimum efficiency.

Thermal Characteristics

Figure 31(a) and 31(c) thermal impedance models that can predict the maximum temperature of the hottest component for a given operating condition. This model assumes that all customer PCB connections are at one temperature, which is PCB equivalent Temperature T_{PCB} °C.

The SiP model can be simplified as shown in Figure 31(b). which assumes all PCB nodes are at the same temperature.

Figure 31 — PI332x-00 Thermal model (a), SiP simplified version (b) and inductor thermal model (c)

Where the symbol in Figure 31(a) and (b) is defined as the following:

Where the symbol in Figure 31(c) is defined as the following:

The following equation can predict the junction temperature based on the heat load applied to the SiP and the known ambient conditions with the simplified thermal circuit model:

$$
T_{INT} = \frac{PD + \frac{T_{TOP}}{\theta_{INT-TOP}} + \frac{T_{PCB}}{\theta_{INT-PCB}}}{\frac{I}{\theta_{INT-TOP}} + \frac{I}{\theta_{INT-PCB}}}
$$
(1)

Table 2 — PI332x-00 SiP Thermal Impedance

Table 3 — Inductor effective thermal model parameters

SiP Power Dissipation as Percentage of Total System Losses

Application Description

Output Voltage Set Point

The PI332x-00 family of Buck Regulators utilizes V_{REF} , an internal reference for regulating the output voltage. The output voltage setting is accomplished using external resistors as shown in Figure 33. Select R2 to be at or around 1kΩ for best noise immunity. Use Equations 2 and 3 to determine the proper value based on the desired output voltage.

Figure 33 — External resistor divider network

$$
V_{OUT} = V_{REF} \bullet \frac{RI + R2}{R2} \tag{2}
$$

$$
RI = R2 \bullet \frac{V_{OUT} - V_{REF}}{V_{REF}} \tag{3}
$$

where
$$
V_{REF} = V_{EAIN}
$$

Note: When using the above method of trimming by adjusting the value of R1, the compensation of the control loops is modified and additional Cout may be needed depending on the model. When the PI3526-00-LGIZ is trimmed below 10V, the effective C_{OUT} must be at least 120µF, including tolerance and voltage coefficient.

Soft Start Adjust and Tracking

The TRK pin offers a means to increase the regulator's soft-start time or to track with additional regulators. The soft-start slope is controlled by an internal capacitor and a fixed charge current to provide a Soft-Start Time t_{SS} for all PI332x-00 regulators. By adding an additional external capacitor to the TRK pin, the soft-start time can be increased further. The following equation can be used to calculate the proper capacitor for a desired soft-start time in excess of $t_{\varsigma\varsigma}$:

$$
C_{\text{TRK}} = (t_{\text{TRK}} \bullet I_{\text{TRK}}) - C_{\text{TRK_INT}} \tag{4}
$$

where t_{TRK} is the soft-start time and I_{TRK} is a 50 μ A internal charge current (see Electrical Characteristics for limits).

In applications such as battery or super-capacitor charging where the load is pre-biased, the PI332x can start into output voltages up to the externally applied trim setpoint, or the minimum absolute OVP, provided the value does not exceed 6V. For startup into loads which are pre-biased above 6V, an

ORing FET or equivalent sub-circuit is required to decouple the buck output from the load during startup. In any application with a CV type load, the regulator must be configured in a constant-current mode of operation; the built-in current limit is a fault protection only.

There is typically either proportional or direct tracking implemented within a design. For proportional tracking between several regulators at startup, simply connect all PI332x-00 device TRK pins together. This type of tracking will force all connected regulators to startup and reach regulation at the same time (see Figure 34a).

Figure 34 — PI332x-00 tracking responses

For Direct Tracking, choose the PI332x-00 with the highest output voltage as the master and connect the master to the TRK pin of the other PI332x-00 regulators through a divider (Figure 35) with the same ratio as the slave's feedback divider.

Figure 35 — Voltage divider connections for direct tracking

All connected PI332x-00 regulator soft-start slopes will track with this method. Direct tracking timing is demonstrated in Figure 34b. All tracking regulators should have their Enable (EN) pins connected together to work properly.

Inductor Pairing

The PI332x-00 utilizes an external inductor. This inductor has been optimized for maximum efficiency performance. Table 3 details the specific inductor value and part number utilized for each PI332x-00.

Product System	Walue (nH)'	MFR	Part Number	Max Operating Temp $(°C)$
PI3325	230	Faton	FP2207R1-R230-R	125

Table 3 — PI332x-00 Inductor pairing

The same inductor model may have different effective thermal impedances, depending on the model ZVS Buck paired with it. The thermal impedances are used in a virtual model of the inductor to estimate the maximum temperature, and the location of the maximum temperature may vary depending on the ZVS Buck model that the inductor is used with. This is because the effective thermal impedances are not only based on the geometry and materials used in the inductor, but include how the inductor power dissipation is distributed among core losses, DC copper losses, and AC copper losses. This distribution is dependent on the ZVS buck model that uses the inductor.

Figure 36 — PI332x-00 parallel operation

Parallel Operation

Multiple PI332x-00 can be connected in parallel to increase the output capability of a single output rail. When connecting modules in parallel, each EAO, TRK, and EN pin should be connected together. EAIN pins should remain separated, each with an REA1 and REA2, to reject noise differences between different modules' SGND pins. Current sharing will occur automatically in this manner so long as each inductor is the same value. Refer to the Electrical Characteristics table for maximum array size and array rated output current. Current sharing may be considered independent of synchronization and/or interleaving. Modules do not have to be interleaved or synchronized to share current.

Due to the high output current capability of a single module and Critical Conduction Mode (CrCM) occurring at approximately 50% rated load, interleaving is not supported.

Use of the PI332x-00 SYNCI pin is practical only under a limited set of conditions. Synchronizing to another converter or to a fixed external clock source can result in a significant reduction in output power capability or higher than expected ripple.

Filter Considerations

The PI332x-00 requires low impedance ceramic input capacitors (X7R/X5R or equivalent) to ensure proper start up and high frequency decoupling for the power stage. The PI332x-00 will draw nearly all of the high frequency current from the low impedance ceramic capacitors when the main high side MOSFET(s) are conducting. During the time the MOSFET(s) are off, the input capacitors are replenished from the source. Table 6 shows the recommended input and output capacitors to be used for the PI332x-00 as well as per capacitor RMS ripple current and the input and output ripple voltages. Table 5 lists the recommended input and output ceramic capacitors manufacturer and part numbers. It is very important to verify that the voltage supply source as well as the interconnecting lines are stable and do not oscillate.

Input filter case 1 — Inductive source and local, external, input decoupling capacitance with negligible ESR (i.e., ceramic type):

The voltage source impedance can be modeled as a series R_{LINE} L_{UNE} circuit. The high performance ceramic decoupling capacitors will not significantly damp the network because of their low ESR; therefore in order to guarantee stability the following conditions must be verified:

$$
R_{LINE} > \frac{L_{LINE}}{\left(C_{IN_INT} + C_{IN_EXT}\right) \cdot |r_{EQ_IN}|}
$$
\n⁽⁵⁾

$$
R_{LINE} << |r_{EQ_N}| \tag{6}
$$

Where $r_{EQ_-|N}$ can be calculated by dividing the lowest line voltage by the full load input current. It is critical that the line source impedance be at least an octave lower than the converter's dynamic input resistance, Equation 6. However, R_{LIMF} cannot be made arbitrarily low otherwise Equation 5 is violated and the system will show instability, due to an under-damped RLC input network.

Input filter case 2 — Inductive source and local, external input decoupling capacitance with significant R_{CIN_EXT} ESR (i.e., electrolytic type):

In order to simplify the analysis in this case, the voltage source impedance can be modeled as a simple inductor L_{LIRF} .

Notice that the high performance ceramic capacitors C_{IN} INT within the PI332x-00 should be included in the external electrolytic capacitance value for this purpose. The stability criteria will be:

$$
|r_{EQ_IN}| > R_{C_{IN_EXT}} \tag{7}
$$

$$
\frac{L_{\text{LINE}}}{C_{\text{IN_INT}} \cdot R_{\text{C}_{\text{IN_EXT}}}} < |r_{\text{EQ_IN}}| \tag{8}
$$

Equation 8 shows that if the aggregate ESR is too small – for example by using very high quality input capacitors (C_{IN-EXT}) – the system will be under-damped and may even become destabilized. As noted, an octave of design margin in satisfying Equation 7 should be considered the minimum. When applying an electrolytic capacitor for input filter damping the ESR value must be chosen to avoid loss of converter efficiency and excessive power dissipation in the electrolytic capacitor.

VDR Bias Regulator

The VDR internal bias regulator is a ZVS switching regulator that resides internal to the PI332x-00 SiP. It is intended primarily to power the internal controller and driver circuitry. The power capability of this regulator is sized for the PI332x-00, with adequate reserve for the application it was intended for.

It may be used for as a pullup source for open collector applications and for other very low power uses with the following restrictions:

1. The total external loading on VDR must be less than I_{VDR}.

- **2.** No direct connection is allowed. Any noise source that can disturb the VDR voltage can also affect the internal controller operation. A series impedance is required between the VDR pin and any external circuitry.
- **3.** All loads must be locally de-coupled using a 0.1µF ceramic capacitor. This capacitor must be connected to the VDR output through a series resistor no smaller than 1kΩ, which forms a low-pass filter.

Additional System Design Considerations

- **1.** *Inductive loads:* As with all power electronic applications, consideration must be given to driving inductive loads that may be exposed to a fault in the system which could result in consequences beyond the scope of the power supply primary protection mechanisms. An inductive load could be a filter, fan motor or even excessively long cables. Consider an instantaneous short circuit through an un-damped inductance that occurs when the output capacitors are already at an initial condition of fully charged. The only thing that limits the current is the inductance of the short circuit and any series resistance. Even if the power supply is off at the time of the short circuit, the current could ramp up in the external inductor and store considerable energy. The release of this energy will result in considerable ringing, with the possibility of ringing nodes connected to the output voltage below ground. The system designer should plan for this by considering the use of other external circuit protection such as load switches, fuses, and transient voltage protectors. The inductive filters should be critically damped to avoid excessive ringing or damaging voltages. Adding a high current Schottky diode from the output voltage to PGND close to the PI332x-00 is recommended for these applications.
- **2.** *Low voltage operation:* There is no isolation from an SELV (Safety-Extra-Low-Voltage) power system. Powering low voltage loads from input voltages as high as 60V may require additional consideration to protect low voltage circuits from excessive voltage in the event of a short circuit from input to output. A fast TVS (transient voltage suppressor) gating an external load switch is an example of such protection.

Table 5 — Recommended input and output capacitor components

Table 6 — Recommended input and output capacitor quantity and performance at nominal line, nominal trim.

Layout Guidelines

To optimize maximum efficiency and low noise performance from a PI332x-00 design, layout considerations are necessary. Reducing trace resistance and minimizing high current loop returns along with proper component placement will contribute to optimized performance.

A typical buck converter circuit is shown in Figure 37. The potential areas of high parasitic inductance and resistance are the circuit return paths, shown as LR below.

Figure 37 — Typical Buck Regulator

The path between the C_{OUT} and C_{IN} capacitors is of particular importance since the AC currents are flowing through both of them when Q1 is turned on. Figure 38, schematically, shows the reduced trace length between input and output capacitors. The shorter path lessens the effects that copper trace parasitics can have on the PI332x-00 performance.

Figure 38 — Current flow: Q1 closed

When Q1 is on and Q2 is off, the majority of C_{IN} 's current is used to satisfy the output load and to recharge the C_{OUT} capacitors. When Q1 is off and Q2 is on, the load current is supplied by the inductor and the C_{OUT} capacitor as shown in Figure 39. During this period C_{IN} is also being recharged by the V_{IN}. Minimizing C_{IN} loop inductance is important to reduce peak voltage excursions when Q1 turns off. Also, the difference in area between the C_{IN} loop and C_{OUT} loop is vital to minimize switching and GND noise.

Figure 39 — Current flow: Q2 closed

Figure 40 illustrates the tight path between C_{IN} and C_{OUT} (and V_{IN} and V_{OUT}) for the high AC return current. The PI332x-00 evaluation board uses a layout optimized for performance in this way.

Figure 40 — Recommended layout for Optimized AC Current within the SiP, Inductor, and Ceramic Input and Output Capacitors

Recommended PCB Footprint and Stencil

Recommended receiving footprint for PI332x-00 10 x 14mm package. All pads should have a final copper size of 0.55 x 0.55mm, whether they are solder-mask defined or copper defined, on a 1 x 1mm grid. All stencil openings are 0.45mm when using either a 5mil or 6mil stencil.

Package Drawings

NOTES:

eee

1. 'e' REPRESENTS THE BASIC TERMINAL PITCH. SPECIFIES THE GEOMETRIC POSITION OF THE TERMINAL AXIS.

2. DIMENSION 'b' APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN

 0.08

- 0.00mm AND 0.25mm FROM TERMINAL TIP. 3. DIMENSION 'A' INCLUDES PACKAGE WARPAGE.
-
- 4. EXPOSED METALLIZED PADS ARE CU PADS WITH SURFACE FINISH PROTECTION.
- 5. ALL DIMENSIONS ARE IN MM UNLESS OTHERWISE SPECIFIED.
- 6. ROHS COMPLIANT PER CST-0001LATEST REVISION.

 $rac{e}{L}$

 $.175$

 0.225

275

