# **E**hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





**Cool-Power® ZVS Switching Regulators PI3740-00**

# $8V - 60V_{IN}$ , 10V –  $50V_{OUT}$ , 50 – 140W Cool-Power ZVS Buck-Boost Regulator

#### **Product Description**

The PI3740-00 is a high efficiency, wide input and output range DC-DC ZVS Buck-Boost Regulator. This high density System-in-Package (SiP) integrates controller, power switches, and support components. The integration of a high performance Zero-Voltage Switching (ZVS) topology within the PI3740-00 increases point of load performance, providing best in class power efficiency.

The PI3740-00 requires an external inductor, resistive divider and minimal capacitors to form a complete DC–DC switching mode buck-boost regulator.



The ZVS architecture also enables high frequency operation while minimizing switching losses and maximizing efficiency. The high switching frequency operation reduces the size of the external filtering components, improves power density, and enables fast dynamic response to line and load transients.



**Features & Benefits**

- Parallel capable with single wire current sharing
- External frequency synchronization / interleaving
- High Side Current Sense Amplifier
- General Purpose Amplifier
- Lighting / Constant Current Mode (LGH)
- Input Over / Undervoltage Lockout (OVLO / UVLO)
- Output Overvoltage Protection (OVP)
- Overtemperature Protection (OTP)
- Fast and slow current limits
- $-40^{\circ}$ C to 115°C operating range (T<sub>J</sub>)
- Excellent light load efficiency

### **Applications**

- Battery Charging and Conditioning, Telecom, Networking, Lighting
- Computing, Communications, Industrial, Automotive Accessories
- 12V, 24V, 48V and 60V DC-DC Applications

### **Package Information**

• 10mm x 14mm x 2.56mm LGA SiP



Cool-Power® ZVS Switching Regulators Rev 1.4 vicorpower.com Page 1 of 48 04/2017 04/2017 800 927.9474





### **Typical Application**

## **PI3740-00**

### **Contents**







### **Order Information**



### **Absolute Maximum Ratings**

Note: Stresses beyond these limits may cause permanent damage to the device. Operation at these conditions or conditions beyond those listed in the Electrical Specifications table is not guaranteed. All voltage nodes are referenced to PGND unless otherwise noted.



[1] Non-Operating Test Mode Limits.

<sup>[2]</sup> The ISP pin to ISN pin has a maximum differential limit of  $+5.5V_{DC}$  and -0.5V<sub>DC</sub>.



### **Pin Description**





### **Package Pin-Out**

 $\sqrt{2}$ 



### **Large Pin Blocks**





### **Storage and Handling Information**



[3] JS-200-2014, JESD22-A114F.

### **Block Diagram**





#### **PI3740-00-LGIZ Electrical Characteristics**

Specifications apply for the conditions -40°C < T<sub>J</sub> < 115°C, V<sub>IN</sub> = 24V, V<sub>OUT</sub> = 12V, L<sub>EXT</sub> = 420nH<sup>[4]</sup>, external C<sub>IN</sub> = 6 x 2.2µF, external C<sub>OUT</sub> = 8 x 10µF, unless otherwise noted.



[4] See Inductor Pairing section.

[5] Assured to meet performance specification by design, test correlation, characterization, and/or statistical process control.



#### **PI3740-00-LGIZ Electrical Characteristics (Cont.)**

Specifications apply for the conditions -40°C < T<sub>J</sub> < 115°C, V<sub>IN</sub> = 24V, V<sub>OUT</sub> = 12V, L<sub>EXT</sub> = 420nH<sup>[4]</sup>, external C<sub>IN</sub> = 6 x 2.2µF, external C<sub>OUT</sub> = 8 x 10µF, unless otherwise noted.



[4] See Inductor Pairing section.

[5] Assured to meet performance specification by design, test correlation, characterization, and/or statistical process control.



### **PI3740-00-LGIZ Electrical Characteristics (Cont.)**

Specifications apply for the conditions -40°C < T<sub>J</sub> < 115°C, V<sub>IN</sub> = 24V, V<sub>OUT</sub> = 12V, L<sub>EXT</sub> = 420nH<sup>[4]</sup>, external C<sub>IN</sub> = 6 x 2.2µF, external C<sub>OUT</sub> = 8 x 10µF, unless otherwise noted.



<sup>[4]</sup> See Inductor Pairing section.

<sup>[5]</sup> Assured to meet performance specification by design, test correlation, characterization, and/or statistical process control.



### **PI3740-00-LGIZ Electrical Characteristics (Cont.)**

Specifications apply for the conditions -40°C < T<sub>J</sub> < 115°C, V<sub>IN</sub> = 24V, V<sub>OUT</sub> = 12V, L<sub>EXT</sub> = 420nH<sup>[4]</sup>, external C<sub>IN</sub> = 6 x 2.2µF, external C<sub>OUT</sub> = 8 x 10µF, unless otherwise noted.



[4] See Inductor Pairing section.

[5] Assured to meet performance specification by design, test correlation, characterization, and/or statistical process control.



#### **PI3740-00-LGIZ Performance Characteristics T<sub>PCB</sub> = 25°C<sup>[7]</sup>**





*Figure 5 — 18VOUT Figure 3 — 10VOUT Efficiency Efficiency*



*Figure 4 — 12V<sub>OUT</sub> Efficiency* 



*Figure 1 — Output Current of PI3740-00-LGIZ Figure 2 — Output Power of PI3740-00-LGIZ*





*Figure 6 — 24VOUT Efficiency*



<sup>[7]</sup> Note: Testing was performed using a 3in. x 3in., four 2oz. copper layers, FR4 evaluation board platform.





*Figure 8 — 36VOUT Efficiency*



*Figure 7 — 28VOUT Efficiency Figure 9 — 50VOUT Efficiency*

[7] Note: Testing was performed using a 3in. x 3in., four 2oz. copper layers, FR4 evaluation board platform.







*Figure 11 — Switching Frequency vs. Output Current @ 12V*<sub>OUT</sub>



*Figure 10 — Figure 12 — Switching Frequency vs. Output Current @ 18VOUT Switching Frequency vs. Output Current @ 10VOUT*



*Figure 13 — Switching Frequency vs. Output Current @ 24V*<sub>OUT</sub>

[7] Note: Testing was performed using a 3in. x 3in., four 2oz. copper layers, FR4 evaluation board platform.





*Figure 14 — Switching Frequency vs. Output Current @ 28VOUT Figure 16 — Switching Frequency vs. Output Current @ 50VOUT*



*Figure 15 — Switching Frequency vs. Output Current* @ 36V<sub>OUT</sub>



[7] Note: Testing was performed using a 3in. x 3in., four 2oz. copper layers, FR4 evaluation board platform.





*Figure 17 — Output voltage ripple at 24V<sub>IN</sub> to 10V<sub>OUT</sub>, 7.3A; COUT = 8 x 10µF Ceramic*



*Figure 18 — Output voltage ripple at 24V<sub>IN</sub> to 12V<sub>OUT</sub>, 6.75A; COUT = 8 x 10µF Ceramic*



*Figure 19 — Output voltage ripple at 24V<sub>IN</sub> to 18V<sub>OUT</sub>*, 6.3A; *COUT = 8 x 10µF Ceramic*



*Figure 20 — Output voltage ripple at 24V<sub>IN</sub> to 24V<sub>OUT</sub>, 5.3A; COUT = 8 x 10µF Ceramic*









*Figure 22 — Output voltage ripple at*  $24V_{IN}$  *to*  $36V_{OUT}$ *, 3.65A; COUT = 8 x 10µF Ceramic*



*Figure 23 — Output voltage ripple at 24VIN to 50VOUT, 2.50A; COUT = 8 x 2.2µF Ceramic*





*Figure 24* —  $24V_{IN}$  to  $10V_{OUT}$ ,  $C_{OUT}$  = 8 x  $10\mu$ F Ceramic *3.5A to 7.0A Load Step, 0.1A/µs*



*Figure 25 — 24VIN to 12VOUT, COUT = 8 x 10µF Ceramic 3.38A to 6.75A Load Step, 0.1A/µs*



*Figure 26* —  $24V_{IN}$  to  $24V_{OUT}$ ,  $C_{OUT}$  = 8 x 10µF Ceramic *2.5A to 5.0A Load Step, 0.1A/µs*



*Figure 27* —  $24V_{IN}$  to  $28V_{OUT}$ ,  $C_{OUT}$  = 8 x 10 $\mu$ F Ceramic *2.25A to 4.5A Load Step, 0.1A/µs*



*Figure 28 — 24VIN to 36VOUT, COUT = 8 x 10µF Ceramic 1.5A to 3.0A Load Step, 0.1A/µs*





VICOF





















*Figure 34 — Start-up with*  $8V_{IN}$  *to*  $36V_{OUT}$  *at 1.7A, Ext CSS = 47nF*



*Figure 35 — Start-up with 24V<sub>IN</sub> to 36V<sub>OUT</sub> at 2A, Ext*  $C_{SS} = 47nF$ 





*Figure 36 — PI3740-00 calculated MTBF Telcordia SR-332 GB*



### **Functional Description**

The PI3740-00 is a highly integrated ZVS Buck-Boost regulator. The PI3740-00 has an adjustable output voltage that is set with a resistive divider. Performance and maximum output current are characterized with a specific external power inductor as defined in the electrical specifications, and in the inductor pairing section.



*Figure 37 — PI3740-00 with required components*

For basic operation, Figure 37 shows the minimum connections and components required.

#### **Enable**

The EN pin of the regulator is referenced to SGND and permits the user to turn the regulator on or off. The EN polarity is a positive logic assertion. If the EN pin is left floating or asserted high, the regulator output is enabled. Pulling the EN pin below  $0.8V<sub>DC</sub>$  with respect to SGND will discharge the TRK pin until the output reaches zero or the EN pin is released. When the converter is disabled via the EN pin or due to a fault mode, the internal gate driver high side charge pumps are enabled as long as there is enough input voltage for the internal VDR supply voltage to be available. The return path for this charge pump supply is through the output. If the output load is disconnected or high impedance, the output capacitors will float up to about 3.4V maximum, sourced by 960µA of leakage current. This pre-biased condition poses no issue for the converter. The 960µA leakage current may be safely bypassed to SGND. A simple application circuit is available to bypass this current in a non-dissipative manner. Please contact Applications Engineering for details.

#### **Switching Frequency Synchronization**

The SYNCI input allows the user to synchronize the controller switching frequency to the falling edge of an external clock referenced to SGND. The external clock can synchronize the unit between 50% and 110% of the preset switching frequency  $(F<sub>SW</sub>)$ . The SYNCI pin should be connected to SGND when not in use, and should never be left floating.

#### **Soft-Start and Tracking**

The PI3740-00 provides a soft start and tracking feature using the TRK pin. Programmable Soft Start requires an external

capacitor from the TRK pin to SGND in addition to the internal 56pF soft-start capacitor to set the start-up ramp period equal to tss. The recommended value is 47nF. The PI3740-00 internal reference and regulated output will proportionally follow the TRK ramp when it is below  $1.7V<sub>DC</sub>$ . When the ramp is greater than 1.7 $V_{DC}$ , the internal reference will remain at 1.7 $V_{DC}$  while the TRK ramp rises and clamps at  $2.5V<sub>DC</sub>$ . If the TRK pin goes below the disable threshold, the regulator will finish the current switching cycle and then stop switching.

#### **Remote Sensing Differential Amplifier**

A general purpose operational amplifier is provided to assist with differential remote sensing and/or level shifting of the output voltage. The VDIFF pin can be connected to the transconductance error amplifier input EAIN pin, or with proper configuration can also be connected to the EAO pin to drive the modulator directly. If unused, connect in unity gain with VSP connected to SGND.

#### **Power Good**

The PI3740-00 PGD pin functions as a power good indicator and pulls low when the regulator is not operating or if EAIN is less than 1.4V.

#### **Output Current Limit Protection**

PI3740-00 has three methods implemented to protect from output short circuit or over current condition.

*Slow Current Limit protection:* prevents the regulator load from sourcing current higher than the maximum rated regulator current. If the output current exceeds the  $V_{OUT}$  Slow Current Limit ( $V_{OUT\_SCL}$ ) a slow current limit fault is initiated and the regulator is shutdown, which eliminates output current flow. After the Fault Restart Delay ( $t_{FR\_DLY}$ ), a soft-start cycle is initiated. This restart cycle will be repeated indefinitely until the excessive load is removed.

*Fast Current Limit protection*: monitors the external inductor current pulse-by-pulse to prevent the output from supplying saturation current. If the regulator senses a high inductor current pulse, it will initiate a fault and stop switching. After the Fault Restart Delay ( $t_{FR\_DLY}$ ), a soft-start cycle is initiated. This restart cycle will be repeated indefinitely until the excessive load is removed.

*Overload Timeout protection:* If the regulator is providing greater than the maximum output power for longer than the Overload Timeout delay  $(T_{\Omega})$ , it will initiate a fault and stop switching. After Fault Restart Delay (t<sub>FR\_DLY</sub>), a soft-start cycle is initiated. This restart cycle will be repeated indefinitely until the overload load is removed.

#### **Input Undervoltage Lockout**

If  $V_{\text{IN}}$  falls below the input Undervoltage Lockout (UVLO) threshold, the PI3740-00 will complete the current cycle and stop switching. The system will restart once the input voltage is reestablished.

#### **Input Overvoltage Lockout**

If  $V_{\text{IN}}$  rises above the input Overvoltage Lockout (OVLO) threshold, the PI3740-00 will complete the current cycle and stop switching. The system will restart once the input voltage is reestablished and after the Fault Restart Delay.



#### **Output Overvoltage Protection**

The PI3740-00 is equipped with two methods of detecting an output over voltage condition. To prevent damage to input voltage sensitive devices, if the output voltage exceeds 20% of its set regulated value as measured by the EAIN pin ( $V_{EAIN-OV}$ ), the regulator will complete the current cycle, stop switching and issue an OVP fault. Also if the output voltage of the regulator exceeds the V<sub>OUT</sub> Overvoltage Threshold (V<sub>OUT</sub> <sub>OVT</sub>) then the regulator will complete the current cycle, stop switching and issue an OVP fault. The system will resume operation once the output voltage falls below the OVP threshold and after Fault Restart Delay.

#### **Overtemperature Protection**

The PI3740-00 features an over temperature protection (OTP), which will not engage until after the product is operated above the maximum rated temperature. The OTP circuit is only designed to protect against catastrophic failure due to excessive temperatures and should not be relied upon to ensure the device stays within the recommended operating temperature range. Thermal shutdown terminates switching and discharges the soft-start capacitor. As the temperature falls the PI3740-00 will restart, and this will always occur before the product returns to rated temperature range.

#### **Pulse Skip Mode (PSM)**

PI3740-00 features a hysteretic Pulse Skip Mode to achieve high efficiency at light loads. The regulator is setup to skip pulses if  $V_{EAO}$  falls below the Pulse Skip Threshold ( $V_{EAO-PST}$ ). Depending on conditions and component values, this may result in single pulses or several consecutive pulses followed by skipped pulses. Skipping cycles significantly reduces gate drive power and improves light load efficiency. The regulator will leave Pulse Skip Mode once the control node rises above the Pulse Skip Mode threshold (V<sub>EAO\_PST</sub>).

#### **Variable Frequency Operation**

The PI3740-00 is preprogrammed to a fixed, maximum, base operating frequency. The frequency is selected with respect to the required power stage inductor to operate at peak efficiency across line and load variations. The switching frequency period will stretch as needed during each cycle to accommodate low line and or high load conditions. By stretching the switching frequency period, thus decreasing the switching frequency, the ZVS operation is preserved throughout the input line voltage range maintaining optimum efficiency.

#### **IMON Amplifier**

The PI3740-00 provides a differential amplifier with a level shifted, SGND referenced output, the IMON Pin, which is useful for sensing input or output current on high voltage rails. A fixed gain of 20:1 is provided over a large common mode range. When using the amplifier, the ISN pin must be referenced to the common mode voltage of the ISP pin for proper operation. See Absolute Maximum Ratings for more information. If not in use, the ISN and ISP pins should be connected to SGND and the IMON pin left floating.



### **Application Description**

#### **Output Voltage Trim**

The output voltage can be adjusted by feeding back a portion of the desired output through a voltage divider to the error amplifier's input (see Figure 37). Equation 1 can be used to determine resistor values needed for the voltage divider.

$$
RI = R2 \cdot \left(\frac{V_{OUT}}{I.7} - I\right) \tag{1}
$$

The R2 value is selected by the user; a 1.65k $\Omega$  resistor value is recommended.

If, for example, a 12V output is needed, the user can select a 1.65k $\Omega$  (1%) resistor for R2 and use Equation (1) to calculate R1. Once R1 value is calculated, the user should select the nearest resistor value available. In this example, R1 is 9.997kΩ so a 10.0kΩ should be selected.

#### **Soft-Start Adjustment and Tracking**

The TRK pin offers a means to increase the regulator's soft-start time or to track with additional regulators. The soft-start slope is controlled by an external capacitor and a fixed charge current to provide the startup ramp. The following equation can be used to calculate the proper capacitor for a desired soft-start time:

$$
C_{TRK} = \frac{(t_{TRK} \cdot I_{SS})}{1.7} - 56 \cdot 10^{-12}
$$
 (2)

Where  $t_{TRK}$  is the desired soft-start time and  $I_{SS}$  is the TRK pin source current (see Electrical Characteristics for limits).

The PI3740-00 allows the tracking of multiple like regulators. Two methods of tracking can be chosen: proportional or direct tracking. Proportional tracking will force all connected regulators to startup and reach regulation at the same time (see Figure 38 (a)). To implement proportional tracking, simply connect all devices TRK pins together.



*Figure 38 — PI3740-00 tracking methods*

For Direct Tracking, choose the regulator with the highest output voltage as the master and connect the master to the TRK pin of the other regulators through a divider (Figure 39) with the same ratio as the slave's feedback divider (see Output Voltage Trim). The TRK pin should not be driven without  $1k\Omega$  minimum series resistance.



*Figure 39 — Voltage divider connections for direct tracking*

All connected regulators' soft-start slopes will track with this method. Direct tracking timing is demonstrated in Figure 38 (b). All tracking regulators should have their Enable (EN) pins connected together for proper operation.

#### **Inductor Pairing**

Operations and characterization of the PI3740-00 was performed using a 420nH inductor, Part # HCV1206-R42-R, manufactured by Eaton. This Inductor has a form factor of 12.5mm x 10mm x 5mm. No other inductor is recommended for use with the PI3740-00. For additional inductor information and sourcing, please contact Eaton directly.



#### **Filter Considerations**

The PI3740-00 requires low impedance ceramic input capacitors (X7R/X5R or equivalent) to ensure proper start up and high frequency decoupling for the power stage. The PI3740-00 will draw nearly all of the high frequency current from the low impedance ceramic capacitors when the main high side MOSFET(s) are conducting. During the time the MOSFET(s) are off, the input capacitors are replenished from the source. Table 1 shows the recommended input and output capacitors to be used for the PI3740-00. Divide the total RMS current by the number of ceramic capacitors used to calculate the individual capacitor's RMS current. Table 2 includes the recommended input and output ceramic capacitor. It is very important to verify that the voltage supply source as well as the interconnecting line are stable and do not oscillate.

#### *Input Filter case 1; Inductive source and local, external, input decoupling capacitance with negligible ESR (i.e.: ceramic type)*

The voltage source impedance can be modeled as a series  $R_{line}$ L<sub>line</sub> circuit. The high performance ceramic decoupling capacitors will not significantly damp the network because of their low ESR; therefore in order to guarantee stability the following conditions must be verified:

$$
R_{line} > \frac{L_{line}}{\left(C_{IN\_INT} + C_{IN\_EXT}\right) \cdot |r_{EQ\_IN}|}
$$
\n(3)

$$
R_{\text{line}} \ll |r_{\text{EQ\_IN}}| \tag{4}
$$

Where  $r_{FQ}$ <sub>IN</sub> can be calculated by dividing the lowest line voltage by the full load input current. It is critical that the line source impedance be at least an octave lower than the converter's dynamic input resistance, Equation (4). However, Rline cannot be made arbitrarily low otherwise Equation (3) is violated and the system will show instability, due to underdamped RLC input network.



*Table 1 — Minimum recommended input and output capacitance*

#### *Input Filter case 2; Inductive source and local, external input decoupling capacitance with significant RCIN\_EXT ESR (i.e.: electrolytic type)*

In order to simplify the analysis in this case, the voltage source impedance can be modeled as a simple inductor Lline. Notice that the high performance ceramic capacitors  $C_{IN}$  INT within the PI3740-00 should be included in the external electrolytic capacitance value for this purpose. The stability criteria will be:

$$
|r_{EQIN}| > R_{C_{IN\_EXT}} \tag{5}
$$

$$
\frac{L_{\text{line}}}{C_{\text{IN\_INT}} \cdot R_{\text{C}_{\text{IN\_EXT}}}} < |r_{\text{EQ\_IN}}| \tag{6}
$$

Equation (6) shows that if the aggregate ESR is too small – for example by using very high quality input capacitors  $(C_{IN-EXT})$ – the system will be under-damped and may even become destabilized. Again, an octave of design margin in satisfying Equation (5) should be considered the minimum.

**Note:** When applying an electrolytic capacitor for input filter damping the ESR value must be chosen to avoid loss of converter efficiency and excessive power dissipation in the  $R$ *electrolytic capacitor.* 







# **PI3740-00**





# **PI3740-00**



*Table 3 — Typical input and output ripple current / voltage with the recommended input and output capacitor recommended in Tables 1 and 2.*

