# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Cool-Power<sup>®</sup> **ZVS Switching Regulators** PI3740-00

# 8V – 60V<sub>IN</sub>, 10V – 50V<sub>OUT</sub>, 50 – 140W Cool-Power ZVS Buck-Boost Regulator

#### **Product Description**

The PI3740-00 is a high efficiency, wide input and output range DC-DC ZVS Buck-Boost Regulator. This high density System-in-Package (SiP) integrates controller, power switches, and support components. The integration of a high performance Zero-Voltage Switching (ZVS) topology within the PI3740-00 increases point of load performance, providing best in class power efficiency.


The PI3740-00 requires an external inductor, resistive divider and minimal capacitors to form a complete DC-DC switching mode buck-boost regulator.

Device -	Output Voltage				
	Set	Range			
PI3740-00-LGIZ	12V	10 to 50V			

The ZVS architecture also enables high frequency operation while minimizing switching losses and maximizing efficiency. The high switching frequency operation reduces the size of the external filtering components, improves power density, and enables fast dynamic response to line and load transients.



## **Typical Application**



## **Features & Benefits**

- Up to 96% efficiency
- 50 140W continuous output power
- Parallel capable with single wire current sharing
- External frequency synchronization / interleaving
- High Side Current Sense Amplifier
- General Purpose Amplifier •
- Lighting / Constant Current Mode (LGH)
- Input Over / Undervoltage Lockout (OVLO / UVLO)
- Output Overvoltage Protection (OVP)
- **Overtemperature Protection (OTP)**
- Fast and slow current limits
- -40°C to 115°C operating range (T<sub>I</sub>)
- Excellent light load efficiency

#### **Applications**

IMON

VSN VSF VDIE

LGH

EAIN

EAC сомр

C,

PI3740-00

- Battery Charging and Conditioning, Telecom, Networking, Lighting
- Computing, Communications, Industrial,
- 12V, 24V, 48V and 60V DC–DC Applications

Cool-Power<sup>®</sup> ZVS Switching Regulators Page 1 of 48

**Rev 1.4** 04/2017

PGD EN

SYNCO

SYNCI

TRK

vicorpower.com 800 927.9474



## PI3740-00

## Contents

Order Information	3
Absolute Maximum Ratings	3
Pin Description	4
Package Pin-Out	5
Storage and Handling Information	6
Block Diagram	6
PI3740-00-LGIZ Electrical Characteristics	7
PI3740-00-LGIZ Performance Characteristics	11
MTBF	19
Functional Description	20
Enable	20
Switching Frequency Synchronization	20
Soft-Start and Tracking	20
Remote Sensing Differential Amplifier	20
Power Good	20
Output Current Limit Protection	20
Input Undervoltage Lockout	20
Input Overvoltage Lockout	20
Output Overvoltage Protection	21
Overtemperature Protection	21
Pulse Skip Mode (PSM)	21
Variable Frequency Operation	21
IMON Amplifier	21

Application Description	22
Output Voltage Trim	22
Soft-Start Adjustment and Tracking	22
Inductor Pairing	22
Filter Considerations	23
Thermal Design	26
Thermal Design Inductor	28
PI3740-00-LGIZ Percentage of SiP Loss to Total Loss	30
Evaluation Board Thermal De-rating	32
Parallel Operation	34
Synchronization	34
Interleaving	34
Small Signal Models CV-CC Modes	35
<u>Small Signal Model – Constant Voltage Mode</u>	35
Error Amplifier	35
Lighting Mode (LGH)	35
LGH Amplifier Small Signal Model	36
VDR Bias Regulator	36
PI3740-00-LGIZ Modulator Gain / Output Resistance	37
System Design Considerations	44
Package Drawings	45
Receiving PCB Pattern Design Recommendations	46
Revision History	47
Product Warranty	48



### **Order Information**

Part Number	Description	Package	Transport Media	MFG
PI3740-00-LGIZ	V <sub>IN</sub> 8 – 60V, V <sub>OUT</sub> 10 – 50V	10mm x 14mm 108-pin LGA	TRAY	Vicor

## **Absolute Maximum Ratings**

Note: Stresses beyond these limits may cause permanent damage to the device. Operation at these conditions or conditions beyond those listed in the Electrical Specifications table is not guaranteed. All voltage nodes are referenced to PGND unless otherwise noted.

Location	Name	V <sub>MAX</sub>	V <sub>MIN</sub>	Isource	I <sub>sink</sub>
1–2, G–K	V <sub>IN</sub>	75V	-0.7V	40A <sup>[1]</sup>	40A <sup>[1]</sup>
4–5, G–K	VS1	75V	-0.7V <sub>DC</sub>	40A <sup>[1]</sup>	18A <sup>[1]</sup>
10–11, G–K	VS2	75V	-0.7V <sub>DC</sub>	40A <sup>[1]</sup>	18A <sup>[1]</sup>
13–14, G–K	V <sub>OUT</sub>	75V	-0.7V <sub>DC</sub>	40A <sup>[1]</sup>	40A <sup>[1]</sup>
1E	VDR	5.5V	-0.3V	30mA	200mA
1D	PGD	5.5V	-0.3V	20mA	20mA
1C	SYNCO	5.5V	-0.3V	5mA	5mA
1B	SYNCI	5.5V	-0.3V	5mA	5mA
1A	FT1	5.5V	-0.3V	5mA	5mA
2A	FT2	5.5V	-0.3V	5mA	5mA
3A	FT3	5.5V	-0.3V	5mA	5mA
4A	FT4	5.5V	-0.3V	10mA	10mA
5A	EN	5.5V	-0.3V	5mA	5mA
6A	TRK	5.5V	-0.3V	50mA	50mA
7A	LGH	5.5V	-0.3V	5mA	5mA
8A	COMP	5.5V	-0.3V	5mA	5mA
9A	VSN	5.5V	-1.5V	5mA	5mA
10A	VSP	5.5V	-1.5V	5mA	5mA
11A	VDIFF	5.5V	-0.5V	5mA	5mA
12A	EAIN	5.5V	-0.3V	5mA	5mA
13A	EAO	5.5V	-0.3V	5mA	5mA
14A	IMON	5.5V	-0.3V	5mA	5mA
14D	ISN <sup>[2]</sup>	75V	-2V <sub>DC</sub>	5mA	5mA
14E	ISP [2]	75V	-2V <sub>DC</sub>	5mA	5mA
10–14, B + 10–12, C–E	SGND	0.3V	-0.3V	200mA	200mA
2–9, B–E + 7–8, F–K	PGND	N/A	N/A	18A <sup>[1]</sup>	18A <sup>[1]</sup>

<sup>[1]</sup> Non-Operating Test Mode Limits.

<sup>[2]</sup> The ISP pin to ISN pin has a maximum differential limit of  $+5.5V_{DC}$  and  $-0.5V_{DC}$ .



## **Pin Description**

Pin Number	Pin Name	Description
1–2, G–K	VIN	Input voltage and sense node for UVLO, OVLO and feed forward compensation.
4–5, G–K	VS1	Input side switching node and ZVS sense node for power switches.
10–11, G–K	VS2	Output side switching node and ZVS sense node for power switches.
13–14, G–K	VOUT	Output voltage and sense node for power switches, $V_{\text{OUT}}$ feed forward compensation, $V_{\text{OUT}\_\text{OV}}$ and internal signals.
1E	VDR	Internal 5.1V supply for gate drivers and internal logic. May be used as reference or low power bias supply for up to 2mA. Must be impedance limited by the user.
1D	PGD	Fault & Power Good indicator. PGD pulls low when the regulator is not operating or if EAIN is less than 1.4V.
1C	SYNCO	Synchronization output. Outputs a high signal for ½ of the programmed switching period at the beginning of each switching cycle, for synchronization of other regulators.
1B	SYNCI	Synchronization input. When a falling edge synchronization pulse is detected, the PI3740-00 will delay the start of the next switching cycle until the next falling edge sync pulse arrives, up to a maximum delay of two times the programmed switching period. If the next pulse does not arrive within two times the programmed switching period, the controller will leave sync mode and start a switching cycle automatically. Connect to SGND when not in use.
1A	FT1	For factory use only. Connect to SGND or leave floating in application.
2A	FT2	For factory use only. Connect to SGND or leave floating in application.
3A	FT3	For factory use only. Connect to SGND in application.
4A	FT4	For factory use only. Connect to SGND in application.
5A	EN	Regulator Enable control. Asserted high or left floating – regulator enabled; Asserted low, regulator output disabled.
6A	TRK	Soft-start and track input. An external capacitor must be connected between TRK pin and SGND to decrease the rate of output rise during soft-start. Recommended value is 47nF for 1.6ms rise.
7A	LGH	Input for constant current lighting amplifier. Connect to SGND if not in use.
8A	COMP	Error amp compensation dominant pole. Connect a capacitor of 4700pF by default between COMP and SGND to set the control loop dominant pole.
9A	VSN	General purpose amplifier inverting input.
10A	VSP	General purpose amplifier non-inverting input.
11A	VDIFF	General Purpose amplifier output. When unused connect VDIFF to VSN and VSP to SGND.
12A	EAIN	Error amplifier inverting input and sense for PGD. Connect by resistive divider to the output.
13A	EAO	Error amp output: External connection for additional compensation and current sharing. Add 56pF capacitor from EAO to SGND.
14A	IMON	High side current sense amplifier output.
14D	ISN	High side current sense amplifier negative input.
14E	ISP	High side current sense amplifier positive input.
10–14, B + 10–12, C–E	SGND	Signal ground. Internal logic and analog ground for the regulator. SGND and PGND are star connected within the regulator package.
2–9, B–E + 7–-8, F–K	PGND	Power ground. $V_{IN}$ , $V_{OUT}$ , VS1 and VS2 power returns. SGND and PGND are star connected within the regulator package.



## Package Pin-Out

PIN 1 INDEX	A	В	С	D	Е	F	G	Н	J	K
1	FT1	SYNCI	SYNC0	PGD	VDR		VIN	VIN	VIN	VIN
2	FT2	PGND	PGND	PGND	PGND		VIN	VIN	VIN	VIN
3	FT3	PGND	PGND	PGND	PGND					
4	FT4	PGND	PGND	PGND	PGND		VS1	VS1	VS1	VS1
5	EN	PGND	PGND	PGND	PGND		V51	V51	VS1	V51
6	ТКК	PGND	PGND	PGND	PGND					
7	LGH	PGND	PGND	PGND	PGND	PGND	PGND	PGND	PGND	PGND
8	СОМР	PGND	PGND	PGND	PGND	PGND	PGND	PGND	PGND	PGND
9	VSN	PGND	PGND	PGND	PGND					
10	VSP	SGND	SGND	SGND	SGND		VS2	VS2	VS2	VS2
11	VDIFF	SGND	SGND	SGND	SGND		VS2	VS2	VS2	VS2
12	EAIN	SGND	SGND	SGND	SGND					
13	EAO	SGND					VOUT	VOUT	VOUT	VOUT
14	IMON	SGND		ISN	ISP		VOUT	VOUT	VOUT	VOUT
					BB 10x14i	mm SiP				
				TOP VIEW	THROUG	H THE PR	ODUCT			

## Large Pin Blocks

Pin Block Name	Group of pins
VIN	G1-2, H1-2, J1-2, K1-2
VS1	G4-5, H4-5, J4-5, K4-5
PGND	B2-9, C2-9, D2-9, E2-9, F7-8, G7-8, H7-8, J7-8, K7-8
VS2	G10-11, H10-11, J10-11, K10-11
VOUT	G13-14, H13-14, J13-14, K13-14
SGND	B10-14, C10-12, D10-12, E10-12

vicorpower.com 800 927.9474




## **Storage and Handling Information**

Storage Temperature	-65°C to 150°C	
Internal Operating Temperature	-40°C to 115°C	
Soldering Temperature for 20 seconds	245°C	
MSL Rating	3	
ESD Rating <sup>[3]</sup>	2.0kV HBM; 1.0kV CDM	

<sup>[3]</sup> JS-200-2014, JESD22-A114F.

## **Block Diagram**





#### **PI3740-00-LGIZ Electrical Characteristics**

Specifications apply for the conditions -40°C <  $T_J$  < 115°C,  $V_{IN}$  = 24V,  $V_{OUT}$  = 12V,  $L_{EXT}$  = 420nH<sup>[4]</sup>, external  $C_{IN}$  = 6 x 2.2µF, external  $C_{OUT}$  = 8 x 10µF, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
		Input Specifications				
Input Voltage	V <sub>IN_DC</sub>		8	24	60	V
Input Current During Output Short (fault condition duty cycle)	I <sub>IN_SHORT</sub>	[5]		3.75		mA
Input Quiescent Current	I <sub>Q_VIN</sub>	Enabled (no load)		5		mA
Input Quiescent Current	I <sub>Q_VIN</sub>	Disabled		2		mA
Input Voltage Slew Rate	V <sub>IN_SR</sub>	[5]			1	V / µs
Internal Input Capacitance	C <sub>IN</sub>	25°C, V <sub>IN</sub> = 48V		0.5		μF
$V_{IN}$ UVLO threshold rising	V <sub>IN_UVLO_START</sub>		6.6	6.9	7.2	V
V <sub>IN</sub> UVLO hysteresis	V <sub>IN_UVLO_HYS</sub>			0.5		V
V <sub>IN</sub> OVLO threshold rising	VIN_OVLO_START		61.0	64.5	68.0	V
V <sub>IN</sub> OVLO hysteresis	V <sub>IN_OVLO_HYS</sub>			1.3		V
		Output Specifications				
EAIN Voltage Total Regulation	V <sub>EAIN_DC</sub>		1.667	1.7	1.734	V
Output Voltage Range	V <sub>OUT_DC</sub>		10	12	50	V
Output Current Range	I <sub>OUT_DCR</sub>	[6]	0		See note 6	А
Output Current Steady State	$V_{\rm IN} = 8 - 16V, V_{\rm OUT} \le 12V, T_{\rm CASE} = 25^{\circ}{\rm C}^{-[6]}$ 5.0	A				
Output Current Steady State	'OUT_DC	$V_{\text{IN}}$ = 16 – 24V, $V_{\text{OUT}}$ $\leq$ 12V, $T_{\text{CASE}}$ = 25°C $^{[6]}$	6.5			A
Output Power Steady State	D	$V_{IN} = 8 - 60V, V_{OUT} = 12 - 36V, T_{CASE} = 25^{\circ}C$ <sup>[6]</sup>	60			W
Output Power Steady State	P <sub>OUT_DC</sub>	$V_{IN} = 16 - 28V,  V_{OUT} = 24 - 36V,  T_{CASE} = 25^{\circ}C^{~[6]}$	123			VV
Maximum Array Size	N <sub>PARALLEL</sub>				3	Module
Output Current, array of 2	I <sub>OUT_DC-ARRAY2</sub>	Total array capability, see applications section for details	0		1.77 • I <sub>OUT_DC</sub>	•
Output Current, array of 3	I <sub>OUT_DC-ARRAY3</sub>	Total array capability, see applications section for details	0		2.54 • I <sub>OUT_DC</sub>	A
Line Regulation	$\Delta V_{OUT} \left( \Delta V_{IN} \right)$	@ 25°C, 8V < V <sub>IN</sub> < 60V		0.10		%
Load Regulation	$\Delta V_{OUT} (\Delta I_{OUT})$	@ 25°C, $I_{OUT}$ above 5% of the typical full load		0.10		%
Output Ripple	V <sub>OUT_AC</sub>	$I_{OUT} = 7.0A, V_{IN} = 24V, V_{OUT} = 12V, T_{CASE} = 25^{\circ}C$ $C_{OUT_{EX}} = 8 \times 10\mu$ F, 50V, X7R, 20MHz BW		96		mVp-µ
Internal Output Capacitance	C <sub>OUT</sub>	25°C, V <sub>OUT</sub> = 24V		0.75		μF
V <sub>OUT</sub> Overvoltage Threshold	V <sub>OUT_OVT</sub>	Rising $V_{\text{OUT}}$ threshold to detect open loop	51.0	52.0	53.5	V
V <sub>OUT</sub> Overvoltage Hysteresis	V <sub>OUT_OVH</sub>			1.0		V
		VDR				
VDR Supply Voltage	VDR	Generated internally	4.9	5.1	5.36	V
External Loading	I <sub>VDR</sub>	See Application Description for details	0		2	mA

<sup>[4]</sup> See Inductor Pairing section.

<sup>[5]</sup> Assured to meet performance specification by design, test correlation, characterization, and/or statistical process control.

<sup>[6]</sup> Output current capability varies with input & output voltage. See rated ouput current / power curves on page 9.



## PI3740-00-LGIZ Electrical Characteristics (Cont.)

Specifications apply for the conditions -40°C < T<sub>J</sub> < 115°C, V<sub>IN</sub> = 24V, V<sub>OUT</sub> = 12V, L<sub>EXT</sub> = 420nH<sup>[4]</sup>, external C<sub>IN</sub> = 6 x 2.2µF, external C<sub>OUT</sub> = 8 x 10µF, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
	Current Sense Amplifier (Declicated to monitor Input or Output Current         No.         No.         No.           rrent (Sink)         V <sub>OUT</sub> = 10V, Flows to SGND         90         150         260         0           urrent         V <sub>OUT</sub> = 10V, Flows to SGND         90         150         260         0           e Input Range         0         0         0         0         0         0           Lurrent         1         1.8         3         0         0         0         0         0           rent         1         1.6         2.60         1         1.6         2.60         0           at No Load         1         1.8         3         0         1         1.6         2.6         0           or Full Scale Step         1         1.6         2.6         1					
	Current Sen	se Amplifier (Dedicated to monitor Input or C	utput Current)			
ISP Pin Bias Current (Sink)		$V_{OUT}$ = 10V, Flows to SGND	90	150	260	μA
ISN Pin Bias Current		V <sub>OUT</sub> = 10V		0		μΑ
Common Mode Input Range			8		60	V
IMON Source Current			1	1.8	3	mA
IMON Sink Current			1	1.6	2.6	mA
IMON Output at No Load				15		mV
Full Scale Error		40mV input	-4		4	%
Bandwidth		[5]		40		kHz
Settling Time for Full Scale Step		1%		20		μs
Gain	A <sub>V_CS</sub>	15mV measured across 5m $\Omega$ shunt		20		V/V
Open Loop Gain				-		dB
Small Signal Gain-Bandwidth				7		MHz
Offset					_	mV
Common Mode Input Range			-0.1			V
Differential Mode Input Range					2	V
Maximum Output Voltage		IDIFF = -1mA			VDR – 0.2V	V
Minimum Output Voltage		No Load			20	mV
Capacitive Load for Stable Operation		[5]	0		100	pF
Slew Rate				10		V/μ
Output Current			-1		1	mA
		Current Amplifier (LGH)				
Reference			95	100	105	mV
Input Offset				0.5		mV
Gain-Bandwidth Product			3			MHz
Internal Feedback Capacitance				20		pF

<sup>[4]</sup> See Inductor Pairing section.
 <sup>[5]</sup> Assured to meet performance specification by design, test correlation, characterization, and/or statistical process control.

<sup>[6]</sup> Output current capability varies with input & output voltage. See rated ouput current / power curves on page 9.



### PI3740-00-LGIZ Electrical Characteristics (Cont.)

Specifications apply for the conditions -40°C <  $T_J$  < 115°C,  $V_{IN}$  = 24V,  $V_{OUT}$  = 12V,  $L_{EXT}$  = 420nH<sup>[4]</sup>, external  $C_{IN}$  = 6 x 2.2µF, external  $C_{OUT}$  = 8 x 10µF, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Image         Image <th< th=""><th></th></th<>						
Pafaranca	V	EAIN = EAO, 25°C	1.688	1.7	1.712	V
Reference	VREF	EAIN = EAO	1.674	1.7	1.726	V
Input Range	$V_{\text{EAIN}}$	Note $V_{EAIN_OV}$ below	0		VDR	V
Maximum Output Voltage			3.35	3.6	4.0	V
Minimum Output Voltage				0.05	0.15	V
Transconductance		Factory Set		7.6		mS
Zero Resistor		Factory Set		5		kΩ
EAO Output Current Sourcing		$V_{EAO} = 50 \text{mV}, V_{EAIN} = 0 \text{V}$		400		μA
EAO Output Current Sinking		$V_{EAO} = 2V, V_{EAIN} = 5V$		400		μA
Open Loop Gain		$R_{OUT} > 1M\Omega$ <sup>[5]</sup>	70	80		dB
Input Capacitance				56		pF
Output Capacitance				1		рF
		Control and Protection				
Switching Frequency	F <sub>SW</sub>			1		MHz
V <sub>EAO</sub> Pulse Skip Threshold	V <sub>EAO_PST</sub>	V <sub>EAO</sub> to SGND		0.4		V
Control Node Range	V <sub>RAMP</sub>		0		3.3	V
V <sub>EAO</sub> Overload Threshold	V <sub>EAO_OL</sub>	V <sub>EAO</sub> to SGND	3.175	3.3	3.425	V
Overload Timeout	T <sub>OL</sub>	$V_{EAO} > V_{EAO_OL}$		1		ms
Overload due to EAO limit	I <sub>OUT_EAOLIM</sub>			7.7		А
V <sub>EAIN</sub> Output Overvoltage Threshold	$V_{\text{EAIN}_{OV}}$	$V_{EAIN} > V_{EAIN_OV}$	1.94	2.04	2.14	V
Overtemperature Fault Threshold	T <sub>OTP</sub>	[5]		125		°C
Overtemperature Restart Hysteresis	T <sub>OPT_HYS</sub>	[5]		30		°C
V <sub>OUT</sub> Negative Fault Threshold			-0.45	-0.25	-0.15	V
		Soft Start and Tracking Function				
TRK Active Range		Nominal	0		1.7	V
TRK Disable Threshold			20	45	70	mV
TRK Internal Capacitance				56		рF
Soft Start Charge Current			30	50	70	μA
Soft Start Discharge Current		V <sub>TRK</sub> = 0.5V		9		mA
Soft Start Time		Ext $C_{SS} = 47 \text{nF}$		<u> </u>		

<sup>[4]</sup> See Inductor Pairing section.

<sup>[5]</sup> Assured to meet performance specification by design, test correlation, characterization, and/or statistical process control.

<sup>[6]</sup> Output current capability varies with input & output voltage. See rated ouput current / power curves on page 9.



### PI3740-00-LGIZ Electrical Characteristics (Cont.)

Specifications apply for the conditions -40°C <  $T_J$  < 115°C,  $V_{IN}$  = 24V,  $V_{OUT}$  = 12V,  $L_{EXT}$  = 420nH<sup>[4]</sup>, external  $C_{IN}$  = 6 x 2.2 $\mu$ F, external  $C_{OUT}$  = 8 x 10 $\mu$ F, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
		Enable				
Enable High Threshold	ENIH		0.9	1	1.1	V
Enable Low Threshold	EN <sub>IL</sub>		0.7	0.8	0.9	V
Enable Threshold Hysteresis	EN <sub>HYS</sub>		100	200	300	mV
Enable Pin Bias Current		$V_{EN} = 0V \text{ or } V_{EN} = 2V$		±50		μA
Enable Pull-up Voltage		Floating		2.0		V
Fault Restart Delay Time	t <sub>FR_DLY</sub>			30		ms
		Digital Signals				
SYNCI High Threshold		VDR = 5.1V		1/2 VDR		V
SYNCO High	SYNCO <sub>OH</sub>		VDR – 0.5		VDR	V
SYNCO Low	SYNCO <sub>OL</sub>	I <sub>SYNCOUT</sub> = 1mA			0.5	V
PGD High Leakage	PGD <sub>ILH</sub>	$V_{PGD} = VDR$			10	μA
PGD Output Low	PGD <sub>OL</sub>	I <sub>PGD</sub> = 4mA			0.4	V
PGD EAIN Low Rise			1.41	1.45	1.48	V
PGD EAIN Low Fall			1.36	1.41	1.46	V

PGD EAIN High

PGD EAIN Threshold Hysteresis

<sup>[4]</sup> See Inductor Pairing section.
 <sup>[5]</sup> Assured to meet performance specification by design, test correlation, characterization, and/or statistical process control.

<sup>[6]</sup> Output current capability varies with input & output voltage. See rated ouput current / power curves on page 9.



35

2.04

2.14

1.94

mV

V

### PI3740-00-LGIZ Performance Characteristics T<sub>PCB</sub> = 25°C<sup>[7]</sup>




Figure 1 — Output Current of PI3740-00-LGIZ




Figure 3 — 10V<sub>OUT</sub> Efficiency




Figure 4 — 12V<sub>OUT</sub> Efficiency




Figure 2 — Output Power of PI3740-00-LGIZ




Figure 5 — 18V<sub>OUT</sub> Efficiency




Figure 6 — 24V<sub>OUT</sub> Efficiency

<sup>[7]</sup> Note: Testing was performed using a 3in. x 3in., four 2oz. copper layers, FR4 evaluation board platform.

vicorpower.com 800 927.9474







Figure 7 — 28V<sub>OUT</sub> Efficiency



*Figure 8 — 36V<sub>OUT</sub> Efficiency* 




Figure 9 — 50V<sub>OUT</sub> Efficiency

<sup>[7]</sup> Note: Testing was performed using a 3in. x 3in., four 2oz. copper layers, FR4 evaluation board platform.






Figure 10 — Switching Frequency vs. Output Current @ 10V<sub>OUT</sub>




Figure 11 — Switching Frequency vs. Output Current @ 12V<sub>OUT</sub>




Figure 12 — Switching Frequency vs. Output Current @ 18V<sub>OUT</sub>




Figure 13 — Switching Frequency vs. Output Current @ 24V<sub>OUT</sub>

<sup>[7]</sup> Note: Testing was performed using a 3in. x 3in., four 2oz. copper layers, FR4 evaluation board platform.






Figure 14 — Switching Frequency vs. Output Current @ 28V<sub>OUT</sub>




Figure 15 — Switching Frequency vs. Output Current @ 36V<sub>OUT</sub>






Figure 16 — Switching Frequency vs. Output Current @ 50V<sub>OUT</sub>

<sup>[7]</sup> Note: Testing was performed using a 3in. x 3in., four 2oz. copper layers, FR4 evaluation board platform.





**Figure 17** — Output voltage ripple at  $24V_{IN}$  to  $10V_{OUT}$ , 7.3A;  $C_{OUT} = 8 \times 10 \mu$ F Ceramic



**Figure 18** — Output voltage ripple at  $24V_{IN}$  to  $12V_{OUT}$ , 6.75A;  $C_{OUT} = 8 \times 10 \mu F$  Ceramic




Figure 19 — Output voltage ripple at  $24V_{IN}$  to  $18V_{OUT}$ , 6.3A;  $C_{OUT} = 8 \times 10 \mu F$  Ceramic






Figure 20 — Output voltage ripple at  $24V_{IN}$  to  $24V_{OUT}$ , 5.3A;  $C_{OUT} = 8 \times 10 \mu F$  Ceramic






**Figure 21** — Output voltage ripple at  $24V_{IN}$  to  $28V_{OUT}$ , 4.5A;  $C_{OUT} = 8 \times 10 \mu F$  Ceramic




**Figure 22** — Output voltage ripple at 24V<sub>IN</sub> to 36V<sub>OUT</sub>, 3.65A;  $C_{OUT} = 8 \times 10 \mu F$  Ceramic




**Figure 23** — Output voltage ripple at  $24V_{IN}$  to  $50V_{OUT}$ , 2.50A;  $C_{OUT} = 8 \times 2.2 \mu$ F Ceramic







**Figure 24** —  $24V_{IN}$  to  $10V_{OUT}$ ,  $C_{OUT} = 8 \times 10\mu$ F Ceramic 3.5A to 7.0A Load Step,  $0.1A/\mu$ s




**Figure 25** — 24V<sub>IN</sub> to 12V<sub>OUT</sub>, C<sub>OUT</sub> = 8 x 10µF Ceramic 3.38A to 6.75A Load Step, 0.1A/µs



**Figure 26** —  $24V_{IN}$  to  $24V_{OUT}$ ,  $C_{OUT} = 8 \times 10 \mu$ F Ceramic 2.5A to 5.0A Load Step,  $0.1A/\mu$ s



**Figure 27** —  $24V_{IN}$  to  $28V_{OUT}$ ,  $C_{OUT} = 8 \times 10 \mu$ F Ceramic 2.25A to 4.5A Load Step, 0.1A/ $\mu$ s



**Figure 28** — 24V<sub>IN</sub> to 36V<sub>OUT</sub>, C<sub>OUT</sub> = 8 x 10μF Ceramic 1.5A to 3.0A Load Step, 0.1A/μs








Figure 29 —  $24V_{IN}$  to  $50V_{OUT}$ ,  $C_{OUT} = 8 \times 2.2 \mu F$  Ceramic 2.5A to 1.25A Load Step, 0.1A/ $\mu$ s


































Figure 35 — Start-up with  $24V_{IN}$  to  $36V_{OUT}$  at 2A, Ext  $C_{SS} = 47nF$ 

> vicorpower.com 800 927.9474






Figure 36 — PI3740-00 calculated MTBF Telcordia SR-332 GB



### **Functional Description**

The PI3740-00 is a highly integrated ZVS Buck-Boost regulator. The PI3740-00 has an adjustable output voltage that is set with a resistive divider. Performance and maximum output current are characterized with a specific external power inductor as defined in the electrical specifications, and in the inductor pairing section.




Figure 37 — PI3740-00 with required components

For basic operation, Figure 37 shows the minimum connections and components required.

#### Enable

The EN pin of the regulator is referenced to SGND and permits the user to turn the regulator on or off. The EN polarity is a positive logic assertion. If the EN pin is left floating or asserted high, the regulator output is enabled. Pulling the EN pin below  $0.8V_{DC}$  with respect to SGND will discharge the TRK pin until the output reaches zero or the EN pin is released. When the converter is disabled via the EN pin or due to a fault mode, the internal gate driver high side charge pumps are enabled as long as there is enough input voltage for the internal VDR supply voltage to be available. The return path for this charge pump supply is through the output. If the output load is disconnected or high impedance, the output capacitors will float up to about 3.4V maximum, sourced by 960µA of leakage current. This pre-biased condition poses no issue for the converter. The 960µA leakage current may be safely bypassed to SGND. A simple application circuit is available to bypass this current in a non-dissipative manner. Please contact Applications Engineering for details.

#### **Switching Frequency Synchronization**

The SYNCI input allows the user to synchronize the controller switching frequency to the falling edge of an external clock referenced to SGND. The external clock can synchronize the unit between 50% and 110% of the preset switching frequency ( $F_{SW}$ ). The SYNCI pin should be connected to SGND when not in use, and should never be left floating.

#### Soft-Start and Tracking

The PI3740-00 provides a soft start and tracking feature using the TRK pin. Programmable Soft Start requires an external

capacitor from the TRK pin to SGND in addition to the internal 56pF soft-start capacitor to set the start-up ramp period equal to  $t_{SS}$ . The recommended value is 47nF. The PI3740-00 internal reference and regulated output will proportionally follow the TRK ramp when it is below  $1.7V_{DC}$ . When the ramp is greater than  $1.7V_{DC}$ , the internal reference will remain at  $1.7V_{DC}$  while the TRK ramp rises and clamps at  $2.5V_{DC}$ . If the TRK pin goes below the disable threshold, the regulator will finish the current switching cycle and then stop switching.

#### **Remote Sensing Differential Amplifier**

A general purpose operational amplifier is provided to assist with differential remote sensing and/or level shifting of the output voltage. The VDIFF pin can be connected to the transconductance error amplifier input EAIN pin, or with proper configuration can also be connected to the EAO pin to drive the modulator directly. If unused, connect in unity gain with VSP connected to SGND.

#### Power Good

The PI3740-00 PGD pin functions as a power good indicator and pulls low when the regulator is not operating or if EAIN is less than 1.4V.

#### **Output Current Limit Protection**

PI3740-00 has three methods implemented to protect from output short circuit or over current condition.

**Slow Current Limit protection:** prevents the regulator load from sourcing current higher than the maximum rated regulator current. If the output current exceeds the V<sub>OUT</sub> Slow Current Limit (V<sub>OUT\_SCL</sub>) a slow current limit fault is initiated and the regulator is shutdown, which eliminates output current flow. After the Fault Restart Delay (t<sub>FR\_DLY</sub>), a soft-start cycle is initiated. This restart cycle will be repeated indefinitely until the excessive load is removed.

**Fast Current Limit protection**: monitors the external inductor current pulse-by-pulse to prevent the output from supplying saturation current. If the regulator senses a high inductor current pulse, it will initiate a fault and stop switching. After the Fault Restart Delay ( $t_{FR_DLY}$ ), a soft-start cycle is initiated. This restart cycle will be repeated indefinitely until the excessive load is removed.

**Overload Timeout protection:** If the regulator is providing greater than the maximum output power for longer than the Overload Timeout delay  $(T_{OL})$ , it will initiate a fault and stop switching. After Fault Restart Delay  $(t_{FR_DLY})$ , a soft-start cycle is initiated. This restart cycle will be repeated indefinitely until the overload load is removed.

#### Input Undervoltage Lockout

If  $V_{\rm IN}$  falls below the input Undervoltage Lockout (UVLO) threshold, the PI3740-00 will complete the current cycle and stop switching. The system will restart once the input voltage is reestablished.

#### Input Overvoltage Lockout

vicorpower.com

800 927.9474

If  $V_{\rm IN}$  rises above the input Overvoltage Lockout (OVLO) threshold, the PI3740-00 will complete the current cycle and stop switching. The system will restart once the input voltage is reestablished and after the Fault Restart Delay.



#### **Output Overvoltage Protection**

The PI3740-00 is equipped with two methods of detecting an output over voltage condition. To prevent damage to input voltage sensitive devices, if the output voltage exceeds 20% of its set regulated value as measured by the EAIN pin ( $V_{EAIN_OV}$ ), the regulator will complete the current cycle, stop switching and issue an OVP fault. Also if the output voltage of the regulator exceeds the  $V_{OUT}$  Overvoltage Threshold ( $V_{OUT_OVT}$ ) then the regulator will complete the current cycle, stop switching and issue an OVP fault. The system will resume operation once the output voltage falls below the OVP threshold and after Fault Restart Delay.

#### **Overtemperature Protection**

The PI3740-00 features an over temperature protection (OTP), which will not engage until after the product is operated above the maximum rated temperature. The OTP circuit is only designed to protect against catastrophic failure due to excessive temperatures and should not be relied upon to ensure the device stays within the recommended operating temperature range. Thermal shutdown terminates switching and discharges the soft-start capacitor. As the temperature falls the PI3740-00 will restart, and this will always occur before the product returns to rated temperature range.

#### Pulse Skip Mode (PSM)

PI3740-00 features a hysteretic Pulse Skip Mode to achieve high efficiency at light loads. The regulator is setup to skip pulses if  $V_{EAO}$  falls below the Pulse Skip Threshold ( $V_{EAO}_{PST}$ ). Depending on conditions and component values, this may result in single pulses or several consecutive pulses followed by skipped pulses. Skipping cycles significantly reduces gate drive power and improves light load efficiency. The regulator will leave Pulse Skip Mode once the control node rises above the Pulse Skip Mode threshold ( $V_{EAO}_{PST}$ ).

#### **Variable Frequency Operation**

The PI3740-00 is preprogrammed to a fixed, maximum, base operating frequency. The frequency is selected with respect to the required power stage inductor to operate at peak efficiency across line and load variations. The switching frequency period will stretch as needed during each cycle to accommodate low line and or high load conditions. By stretching the switching frequency period, thus decreasing the switching frequency, the ZVS operation is preserved throughout the input line voltage range maintaining optimum efficiency.

#### **IMON Amplifier**

The PI3740-00 provides a differential amplifier with a level shifted, SGND referenced output, the IMON Pin, which is useful for sensing input or output current on high voltage rails. A fixed gain of 20:1 is provided over a large common mode range. When using the amplifier, the ISN pin must be referenced to the common mode voltage of the ISP pin for proper operation. See Absolute Maximum Ratings for more information. If not in use, the ISN and ISP pins should be connected to SGND and the IMON pin left floating.



#### **Application Description**

#### **Output Voltage Trim**

The output voltage can be adjusted by feeding back a portion of the desired output through a voltage divider to the error amplifier's input (see Figure 37). Equation 1 can be used to determine resistor values needed for the voltage divider.

$$RI = R2 \cdot \left(\frac{V_{OUT}}{1.7} - I\right) \tag{1}$$

The R2 value is selected by the user; a 1.65  $k\Omega$  resistor value is recommended.

If, for example, a 12V output is needed, the user can select a 1.65k $\Omega$  (1%) resistor for R2 and use Equation (1) to calculate R1. Once R1 value is calculated, the user should select the nearest resistor value available. In this example, R1 is 9.997k $\Omega$  so a 10.0k $\Omega$  should be selected.

#### Soft-Start Adjustment and Tracking

The TRK pin offers a means to increase the regulator's soft-start time or to track with additional regulators. The soft-start slope is controlled by an external capacitor and a fixed charge current to provide the startup ramp. The following equation can be used to calculate the proper capacitor for a desired soft-start time:

$$C_{TRK} = \frac{(t_{TRK} \bullet I_{SS})}{1.7} - 56 \bullet 10^{-12}$$
(2)

Where  $t_{TRK}$  is the desired soft-start time and  $I_{SS}$  is the TRK pin source current (see Electrical Characteristics for limits).

The PI3740-00 allows the tracking of multiple like regulators. Two methods of tracking can be chosen: proportional or direct tracking. Proportional tracking will force all connected regulators to startup and reach regulation at the same time (see Figure 38 (a)). To implement proportional tracking, simply connect all devices TRK pins together.




Figure 38 — PI3740-00 tracking methods

For Direct Tracking, choose the regulator with the highest output voltage as the master and connect the master to the TRK pin of the other regulators through a divider (Figure 39) with the same ratio as the slave's feedback divider (see Output Voltage Trim). The TRK pin should not be driven without  $1k\Omega$  minimum series resistance.




Figure 39 — Voltage divider connections for direct tracking

All connected regulators' soft-start slopes will track with this method. Direct tracking timing is demonstrated in Figure 38 (b). All tracking regulators should have their Enable (EN) pins connected together for proper operation.

#### **Inductor Pairing**

Operations and characterization of the PI3740-00 was performed using a 420nH inductor, Part # HCV1206-R42-R, manufactured by Eaton. This Inductor has a form factor of 12.5mm x 10mm x 5mm. No other inductor is recommended for use with the PI3740-00. For additional inductor information and sourcing, please contact Eaton directly.



#### **Filter Considerations**

The PI3740-00 requires low impedance ceramic input capacitors (X7R/X5R or equivalent) to ensure proper start up and high frequency decoupling for the power stage. The PI3740-00 will draw nearly all of the high frequency current from the low impedance ceramic capacitors when the main high side MOSFET(s) are conducting. During the time the MOSFET(s) are off, the input capacitors are replenished from the source. Table 1 shows the recommended input and output capacitors to be used for the PI3740-00. Divide the total RMS current by the number of ceramic capacitors used to calculate the individual capacitor's RMS current. Table 2 includes the recommended input and output ceramic capacitor. It is very important to verify that the voltage supply source as well as the interconnecting line are stable and do not oscillate.

# Input Filter case 1; Inductive source and local, external, input decoupling capacitance with negligible ESR (i.e.: ceramic type)

The voltage source impedance can be modeled as a series  $R_{\text{line}}$   $L_{\text{line}}$  circuit. The high performance ceramic decoupling capacitors will not significantly damp the network because of their low ESR; therefore in order to guarantee stability the following conditions must be verified:

$$R_{line} > \frac{L_{line}}{\left(C_{IN\_INT} + C_{IN\_EXT}\right) \cdot \left|r_{EQ\_IN}\right|}$$
(3)

$$R_{line} << \left| r_{EQ\_IN} \right| \tag{4}$$

Where  $r_{EQ\_IN}$  can be calculated by dividing the lowest line voltage by the full load input current. It is critical that the line source impedance be at least an octave lower than the converter's dynamic input resistance, Equation (4). However, Rline cannot be made arbitrarily low otherwise Equation (3) is violated and the system will show instability, due to underdamped RLC input network.

C <sub>INPUT</sub>	С <sub>оцтрит</sub>			
(see Table 2)	(see Table 2)			
5 X 2.2µF	8 X 10µF or 2.2µF			

**Table 1** — Minimum recommended input and output capacitance

# Input Filter case 2; Inductive source and local, external input decoupling capacitance with significant R<sub>CIN\_EXT</sub> ESR (i.e.: electrolytic type)

In order to simplify the analysis in this case, the voltage source impedance can be modeled as a simple inductor  $L_{\text{line}}$ . Notice that the high performance ceramic capacitors  $C_{\text{IN\_INT}}$  within the PI3740-00 should be included in the external electrolytic capacitance value for this purpose. The stability criteria will be:

$$\left|r_{EQ_{IN}}\right| > R_{C_{IN\_EXT}} \tag{5}$$

$$\frac{L_{line}}{C_{IN\_INT} \bullet R_{C_{IN\_EXT}}} < |r_{EQ\_IN}|$$
(6)

Equation (6) shows that if the aggregate ESR is too small – for example by using very high quality input capacitors ( $C_{IN\_EXT}$ ) – the system will be under-damped and may even become destabilized. Again, an octave of design margin in satisfying Equation (5) should be considered the minimum.

**Note:** When applying an electrolytic capacitor for input filter damping the ESR value must be chosen to avoid loss of converter efficiency and excessive power dissipation in the electrolytic capacitor.

Part Number	Description	MFG Description
GRM32ER72A225KA35	2.2µF Capacitor, X7R 20% 100V, 1210	Murata
GRM32ER71H106KA12	10µF Capacitor X7R 20% 50V, 1210	Murata





# PI3740-00

V <sub>our</sub> (V)	V <sub>IN</sub> (V)	I <sub>OUT</sub> (A)	C <sub>INPUT</sub> Ripple Current (I <sub>RMS</sub> )	C <sub>OUTPUT</sub> Ripple Current (I <sub>RMS</sub> )	input Ripple (mVpp )	Output Ripple C <sub>OUT</sub> = 10µF (mVpp)	Output Ripple C <sub>OUT</sub> = 2.2µF (mVpp)
10	8	5.01	5.27	5.70	468	120	333
10	12	5.01	4.50	4.80	285	82	198
10	16	6.02	4.70	5.30	296	88	206
10	18	7.02	5.28	5.95	351	114	244
10	24	7.02	4.66	5.68	274	88	201
10	28	7.42	4.60	5.88	270	90	204
10	36	7.42	4.04	5.73	232	84	183
10	48	6.82	3.30	5.50	200	62	171
10	60	6.02	2.63	5.30	183	62	163
12	8	5.01	6.00	6.20	540	154	375
12	12	6.02	5.80	6.17	432	118	300
12	16	6.62	5.50	6.00	354	119	245
12	18	6.82	5.60	6.15	352	111	244
12	24	7.02	5.00	6.00	290	96	206
12	28	7.02	4.75	5.87	260	89	190
12	36	7.02	4.30	6.00	247	84	193
12	48	6.22	3.45	5.80	220	75	186
12	60	5.21	2.70	5.41	188	64	170
18	8	3.61	5.43	5.51	416	150	310
18	12	5.01	5.71	6.20	372	201	288
18	16	5.41	5.53	5.90	309	125	225
18	18	5.82	5.70	6.00	311	119	223
18	24	6.22	5.73	6.45	319	115	227
18	28	6.22	5.50	6.50	316	116	228
18	36	5.62	4.80	6.35	285	114	217
18	48	5.01	3.90	6.00	257	110	203
18	60	4.21	3.05	5.60	221	107	181
24	8	3.01	6.20	5.54	490	193	319
24	12	4.01	5.50	5.60	312	198	258
24	16	4.61	5.43	5.74	274	134	215
24	18	5.01	5.80	6.00	306	139	229
24	24	5.01	5.80	6.26	330	144	232
24	28	5.01	5.70	6.30	330	146	233
24	36	4.61	5.00	6.20	300	146	222
24	48	4.21	4.20	6.05	282	142	209
24	60	3.61	3.30	5.50	248	136	186



## PI3740-00

V <sub>out</sub> (V)	V <sub>IN</sub> (V)	I <sub>OUT</sub> (A)	C <sub>INPUT</sub> Ripple Current (I <sub>RMS</sub> )	C <sub>OUTPUT</sub> Ripple Current (I <sub>RMS</sub> )	Input Ripple (mVpp )	Output Ripple C <sub>OUT</sub> = 10µF (mVpp)	Output Ripple C <sub>OUT</sub> = 2.2μF (mVpp)
28	8	2.30	5.50	4.71	390	176	240
28	12	3.61	5.62	5.75	320	230	260
28	16	4.41	5.63	5.88	277	158	230
28	18	4.41	5.80	5.90	300	156	228
28	24	4.61	6.00	6.20	240	164	239
28	28	4.41	5.70	6.20	334	166	233
28	36	4.21	5.20	6.15	315	168	225
28	48	3.61	4.10	5.70	281	162	200
28	60	3.21	3.40	5.36	255	152	184
36	8	1.70	6.00	4.06	357	175	195
36	12	2.41	5.40	4.85	280	170	206
36	16	3.41	5.62	5.47	266	188	217
36	18	3.61	5.85	5.64	290	192	228
36	24	3.61	5.89	5.68	332	196	230
36	28	3.61	5.79	5.77	337	200	231
36	36	3.61	5.44	5.90	337	208	232
36	48	3.21	4.50	5.60	314	196	212
36	60	2.61	3.47	5.00	264	174	180
50	8	1.80	8.30	5.50	740	N/A	444
50	12	2.40	7.07	5.49	425	N/A	336
50	16	2.80	6.36	5.52	306	N/A	340
50	18	3.00	6.55	5.70	322	N/A	360
50	24	2.60	5.87	5.00	319	N/A	316
50	28	2.50	5.56	4.93	320	N/A	312
50	36	2.50	5.20	5.00	323	N/A	316
50	48	2.40	4.60	4.96	300	N/A	324
50	60	2.50	4.20	5.34	342	N/A	332

**Table 3** — Typical input and output ripple current / voltage with the recommended input and output capacitor recommended in Tables 1 and 2.

