



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



PI3HDX1204B1

HDMI 2.0 6Gbps Limiting ReDriver with High EQ, Low Jitter and DP++ Level Shift

Description

PI3HDX1204B1 is suitable for HDMI 2.0 6.0 Gbps ReDriver with programmable high equalization, output swing and de-emphasis control mode. Max EQ is +22dB @ 6Gbps and can deliver 2x better additive jitter performance than other traditional ReDriver.

In addition, it can support the Dual-mode DisplayPort Level Shifter application for HDMI 2.0 compliant output signals.

The device EQ/SW/De-emphasis configuration can be supported by either the pin-strapping or the I²C programming to optimize differential signal performance over the variety of physical mediums.

Features

- HDMI 2.0 compliant Limiting-type Redriver to compensate high insertion loss of the long TMDS signal transmission
- Support Dual-mode DP HBR3 to HDMI 2.0 Level Shifting
- Double the jitter performance than conventional CMOS-process redriver
- Input EQ support 16 steps up to +22.2dB @ 3GHz (6 Gbps), 4 steps De-emphasis and 4 steps output voltage swing setting
- Independent each channel configuration for Equalization, Output Swing and De-emphasis
- Built-in channel activity detector with selectable input termination between 50Ω to V_{DD} and 200kΩ to V_{DD}
- Pin Strap and I²C selectable device programming mode support
- Supply Voltage: 3.3V
- Industrial Temperature Range: -40°C to 85°C
- Packaging (Pb-free & Green): 42-contact TQFN (3.4x9mm)

Applications

- Notebooks, Desktops and AIO PCs
- HDMI Active cables
- Internal board connection inside Video system




Figure 1-1 DP++ to HDMI 2.0 Level Shifter




Figure 1-2 HDMI 2.0 Active cable application




Figure 1-3 TMDS Connection inside TV

Ordering Information

Ordering Number	Package Code	Package Description
PI3HDX1204B1 ZHE	ZH	Pb-free & Green 42-pin TQFN (3.5x9mm)
PI3HDX1204B1 ZHEX	ZH	Pb-free & Green 42-pin TQFN (3.5x9mm), Tape & Reel.
PI3HDX1204B1 ZHIEX	ZH	Industrial-temp, Pb-free & Green 42-pin TQFN (3.5x9mm), Tape & Reel.

Suffix: I = Industrial Temp, E = Pb-free and Green, X = Tape/Reel

Revision History

Revision	Description
June 2016	Electrical chapter: PI3HDX1204-B revision to improve TMDS clock rising and falling time from typ 50ps to 70ps. De-emp [1:0] range adjusted between 0 and -2.1dB. Package and pin-out are same as PI3HDX1204-B.
July 2016	Application chapter: Updated reference schematics in application chapter. Add load switch AP2151 requirement to protect sink to source-side devices back drive.
Sep 2016	Final datasheet release with package pin-out typo fixed - pin name 30, 37 and 38

Contents

1. Product Summary	1
2. Pin Configuration	4
2.1 Package Pin-out	4
2.1 Pin Description	5
3. Functional Description	7
3.1 Functional Block Diagram	7
3.2 Function settings	7
3.3 Output Eye Diagram changes with Different EQ setting	9
4. I2C Programming	12
4.1 Address assignment	12
4.2 I ² C Data Transfer Sequence.....	16
5. Electrical	17
5.1 Absolute Maximum Ratings.....	17
5.2 Recommended Operation Conditions	17
5.3 DC/AC Characteristics	17
5.4 I2C Bus	21
6. Application/Implementation	23
6.1 Source Application	23
6.2 Sink Application.....	25
6.3 DC/AC-coupled Application	26
6.4 Product Layout Guideline.....	27
6.5 General Layout Guideline	30
6.6 CTS Test Report	36
7. Mechanical/Packaging Information	38
7.1 Mechanical	38
7.2 Part Marking Information	39
7.3 Tape & Reel Materials and Design.....	39
7.4 Products Information.....	43
7.5 Product Status Definition.....	43

2. Pin Configuration

2.1 Package Pin-out




Figure 2-1 Package Pin-out (Top-Side View)

2.1 Pin Description

Pin #	Pin Name	Type	Description
Data Signals			
4 5	A0RX+ A0RX-	I	TMDS inputs for Channel A0, with internal 50-Ohm Pull-Up and ~200k-Ohm Pull-Up otherwise.
35 34	A0TX+ A0TX-	O	TMDS outputs for Channel A0, with internal 50-Ohm Pull-Up and ~2k-Ohm Pull-Up otherwise.
7 8	A1RX+ A1RX-	I	TMDS inputs for Channel A1, with internal 50-Ohm Pull-Up and ~200k-Ohm Pull-Up otherwise.
32 31	A1TX+ A1TX-	O	TMDS outputs for Channel A1, with internal 50-Ohm Pull-Up and ~2k-Ohm Pull-Up otherwise.
10 11	A2RX+ A2RX-	I	TMDS inputs for Channel A2, with internal 50-Ohm Pull-Up and ~200k-Ohm Pull-Up otherwise.
29 28	A2TX+ A2TX-	O	TMDS outputs for Channel A2, with internal 50-Ohm Pull-Up and ~2k-Ohm Pull-Up otherwise.
13 14	A3RX+ A3RX-	I	TMDS inputs for Channel A3, with internal 50-Ohm Pull-Up and ~200k-Ohm Pull-Up otherwise.
26 25	A3TX+ A3TX-	O	TMDS outputs for Channel A3, with internal 50-Ohm Pull-Up and ~2k-Ohm Pull-Up otherwise.
Control Signals			
19	SCL	I	I ² C Clock input.
18	SDA	I/O	I ² C Data input/output.
17, 16, 22	A4, A1, A0	I	I ² C programmable address bits, with internal 100k-Ohm Pull-Up.
20	PEN	I	Power Enable with internal 100K-Ohm Pull-Up
21	Pin_Mode	I	Input with internal 100k-Ohm Pull-Up. When HIGH, each channel is programmed by the external pin voltage. When LOW, each channel is programmed by the data stored in the I ² C bus.
42 41 40 39	BST[3:0]	I	Inputs with internal 100k-Ohm Pull-Up. This pins set the amount of Equalizer Boost in all channel when Pin mode is HIGH.
23	VOD1	I	Inputs with internal 100k-Ohm Pull-Up. This pin sets the output Voltage Level in all channel when Pin mode is HIGH.
1 2	DE[1:0]	I	Inputs with internal 100k-Ohm Pull-Up. This pins set the output De-Emphasis Level in all channel when Pin_Mode is HIGH.
38 37	NC	NC	No Connect

PI3HDX1204B1

Power Pins			
6, 12, 30, Center Pad	GND	GND	Ground Pins
3, 9, 15, 24, 27, 33, 36	V _{DD}	PWR	Power Supply Pins

3. Functional Description

3.1 Functional Block Diagram




Figure 3-1 Functional block diagram

3.2 Function settings

3.2.1 Output Termination Detector

On power up or when PEN becomes true, the output resistance is set to 2K ohms, and the input resistance is set to 200K ohms. The device continually looks to detect an external 50 ohm termination resistor on a per channel basis. If no 50 ohms is detected in the first 5ms of time, the channel is continually polled with 5ms detection cycle until detection occurs.

3.2.2 Input Activity Detector

When the input voltage on individual channel basis falls below de-assert threshold V_{TH-} , the output is driven to the common mode voltage so as to eliminate output chatter. When the input voltage is higher than assert threshold V_{TH+} , the channel is resumed immediately.

3.2.3 Power Enable function

One pin control or I2C control, when PEN is set to low, the IC goes into power down mode, both input and output termination set to 200K and 2K respectively. Individual Channel Enabling is done through the I2C register programming.

3.2.4 Equalization Setting

BST[3:0] are the selection pins for the equalization selection for each channel.

Table 3-1. Table 1. Equalization Setting

BST3	BST2	BST1	BST0	6Gbps (3GHz)	8Gbps (4GHz)
0	0	0	0	0.25 dB	0.4 dB
0	0	0	1	0.8 dB	1.1 dB
0	0	1	0	1.1 dB	1.6 dB
0	0	1	1	2.2 dB	3.1 dB
0	1	0	0	4.1 dB	5.4 dB
0	1	0	1	7.1 dB	8.9 dB
0	1	1	0	9.0 dB	10.8 dB
0	1	1	1	10.3 dB	12.2 dB
1	0	0	0	11.8 dB	13.8 dB
1	0	0	1	13.9 dB	15.8 dB
1	0	1	0	15.3 dB	17.3 dB
1	0	1	1	16.9 dB	19.0 dB
1	1	0	0	17.9 dB	20.0 dB
1	1	0	1	19.2 dB	21.3 dB
1	1	1	0	20.5 dB	22.6 dB
1	1	1	1	22.2 dB	24.3 dB

3.2.5 Output De-emphasis Setting

De-emphasis Setting: DE[1:0] are the selection bits for the de-emphasis value.

Table 3-2. Output De-emphasis Setting

DE1	DE0	De-emphasis
0	0	0 dB
0	1	-0.5 dB
1	0	-0.7 dB
1	1	-1.0 dB

3.2.6 Swing Setting

Swing Setting: VOD1 is the selection bit for the output swing voltage value. VOD0 fixed as 1.

Table 3-3. Output Voltage Swing Setting

VOD1	VOD0	Output Voltage Swing
0	1	0.85 Vppd
1	1	1.15 Vppd

3.2.7 Activity Detector Threshold

Threshold Setting: VTH[1:0] are the selection bits for the activity detector threshold.

Table 3-4. Activity Detector Threshold Setting

VTH1	VTH0	VTH+ (Assert threshold)	VTH- (De-assert threshold)	Units
0	0	130	30	mVppd
0	1	150	50	
1	0	170	70	
1	1	210	110	

3.3 Output Eye Diagram changes with Different EQ setting




Figure 3-2 Eye Width vs. Input Equalization at Different Input trace Lengths

PI3HDX1204B1






Figure 3-3 Eye Height vs. Input Equalization at Different Input trace Lengths

PI3HDX1204B1


Table 3-5. Input Eye Diagram without trace boards




6-in trace




18-in trace



24-in trace




30-in trace




36-in trace


Table 3-6. Output Eye Opening with trace and different EQ Settings, 6.0 Gbps, V_{dd}=3.3V, 25C




6-in trace
EQ=0001 (0.8dB)




12-in trace
EQ=0100 (4.1dB)




18-in trace
EQ=0110 (9.0dB)



24-in trace
EQ=0111 (10.3dB)



30-in trace
EQ=0111 (10.4dB)



48-in trace
EQ=1000 (11.8dB)

Note: Trace Card Loss Informations is shown below.

Frequency	3 GHz	6GHz	Units
6 inch Input Trace	-2.1	-4	dB
12 inch Input Trace	-4	-7.5	dB
18 inch Input Trace	-6.1	-11.3	dB
30 inch Input Trace	-10.14	-18	dB
36 inch Input Trace	-12.13	-22	dB
48 inch Input Trace	-16.42	-29	dB

4. I2C Programming

4.1 Address assignment

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	Controlled by Pin# A4	0	0	Program Controlled by Pin# A1	Program Controlled by Pin# A0	1=R, 0=W

BYTE 0				
Bit	Type	Power up condition	Control affected	Comment
7	R		Ch3 Activity Detector	1 = Activity 0 = No activity
6	R		Ch2 Activity Detector	
5	R		Ch1 Activity Detector	
4	R		Ch0 Activity Detector	
[3:0]	R	0	Not used	

BYTE 1				
Bit	Type	Power up condition	Control affected	Comment
[7:0]	R	0	Not used	

BYTE 2				
Bit	Type	Power up condition	Control affected	Comment
7	R/W	Latch from PEN input at startup	Ch3 Enable	1 = Enable
6	R/W		Ch2 Enable	
5	R/W		Ch1 Enable	
4	R/W		Ch0 Enable	
[3:0]	R/W	0	Not used	

BYTE 3				
Bit	Type	Power up condition	Control affected	Comment

PI3HDX1204B1

7	R/W	Latch from BST[3:0] at startup	BST3 Ch1	
6	R/W		BST2 Ch1	
5	R/W		BST1 Ch1	
4	R/W		BST0 Ch1	
3	R/W		BST3 Ch0	
2	R/W		BST2 Ch0	
1	R/W		BST1 Ch0	
0	R/W		BST0 Ch0	

BYTE 4				
Bit	Type	Power up condition	Control affected	Comment
7	R/W	Latch from BST[3:0] at startup	BST3 Ch3	
6	R/W		BST2 Ch3	
5	R/W		BST1 Ch3	
4	R/W		BST0 Ch3	
3	R/W		BST3 Ch2	
2	R/W		BST2 Ch2	
1	R/W		BST1 Ch2	
0	R/W		BST0 Ch2	

BYTE 5				
Bit	Type	Power up condition	Control affected	Comment
7	R/W	Latch from VOD1 at startup	VOD1 Ch3	
6	R/W	VOD0 = "1"	VOD0 Ch3	
5	R/W	Latch from VOD1 at startup	VOD1 Ch2	
4	R/W	VOD0 = "1"	VOD0 Ch2	
3	R/W	Latch from VOD1 at startup	VOD1 Ch1	
2	R/W	VOD0 = "1"	VOD0 Ch1	
1	R/W	Latch from VOD1 at startup	VOD1 Ch0	
0	R/W	VOD0 = "1"	VOD0 Ch0	

BYTE 6				
Bit	Type	Power up condition	Control affected	Comment

PI3HDX1204B1

7	R/W	Latch from DE[1:0] at startup	DE1 Ch3	
6	R/W		DE0 Ch3	
5	R/W		DE1 Ch2	
4	R/W		DE0 Ch2	
3	R/W		DE1 Ch1	
2	R/W		DE0 Ch1	
1	R/W		DE1 Ch0	
0	R/W		DE0 Ch0	

BYTE 7: Reserved

BYTE 8				
Bit	Type	Power up condition	Control affected	Comment
7	R/W	1	Ch3 RX detect PD	1 = power down
6	R/W	1	Ch2 RX detect PD	
5	R/W	1	Ch1 RX detect PD	
4	R/W	1	Ch0 RX detect PD	
3	R/W	0	Ch3 RX reset	1 = reset
2	R/W	0	Ch2 RX reset	
1	R/W	0	Ch1 RX reset	
0	R/W	0	Ch0 RX reset	

BYTE 9				
Bit	Type	Power up condition	Control affected	Comment
7	R/W	0	Ch3 Activity Detector Enable	1=inactive
6	R/W	0	Ch2 Activity Detector Enable	
5	R/W	0	Ch1 Activity Detector Enable	
4	R/W	0	Ch0 Activity Detector Enable	
[3:0]	R/W	0	Not use	

BYTE A				
Bit	Type	Power up condition	Control affected	Comment


PI3HDX1204B1

7	R/W	0	Ch3 Activity Detector Threshold VTH1	
6	R/W	0	Ch3 Activity Detector Threshold VTH0	
5	R/W	0	Ch2 Activity Detector Threshold VTH1	
4	R/W	0	Ch2 Activity Detector Threshold VTH0	
3	R/W	0	Ch1 Activity Detector Threshold VTH1	
2	R/W	0	Ch1 Activity Detector Threshold VTH0	
1	R/W	0	Ch0 Activity Detector Threshold VTH1	
0	R/W	0	Ch0 Activity Detector Threshold VTH0	


BYTE B-F : RESERVED

4.2 I²C Data Transfer Sequence


Read sequence



Write sequence



Combined sequence



Notes:

1. only block read and block write from the lowest byte are supported for this application.
2. for some I2C application, an offset address byte will be presented at the second byte in write command, which is called dummy byte here and will be simply ignored in this application for correct interoperation.

5. Electrical

5.1 Absolute Maximum Ratings

Supply Voltage to Ground Potential	-0.5 V to +4.6 V
DC SIG Voltage	-0.5 V to $V_{DD} + 0.5$ V
Output Current	-25 mA to +25 mA
Power Dissipation Continuous	2.1 W
ESD, HBM	-2 kV to +2 kV
Storage Temperature	-65 °C to +150 °C

Note

(1) Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

5.2 Recommended Operation Conditions

Parameter	Min.	Typ.	Max	Units
Power supply voltage (VDD to GND) ⁽¹⁾	3.0	3.3	3.6	V
I2C (SDA, SCL)			3.6	V
Supply Noise Tolerance up to 25 MHz ⁽²⁾			100	mVp-p
Ambient Temperature	-40	25	85	°C

Note

(1) Typical parameters are measured at $V_{DD} = 3.3 \pm 0.3$ V, $T_A = 25^\circ\text{C}$. They are for the reference purposes, and are not production-tested

(2) Allow supply noise (mVp-p sine wave) under typical condition

5.3 DC/AC Characteristics

5.3.1 LVCMOS DC specifications

Symbol	Parameter	Conditions	Min.	Typ.	Max	Unit
V_{IH}	DC input logic high		$V_{DD}/2 + 0.7$		$V_{DD} + 0.3$	V
V_{IL}	DC input logic low		-0.3		$V_{DD}/2 - 0.7$	V
V_{OH}	At $I_{OH} = -200\mu\text{A}$		$V_{DD} + 0.2$			V
V_{OL}	At $I_{OL} = -200\mu\text{A}$				0.2	V
V_{hys}	Hysteresis of Schmitt trigger input		0.8			V

5.3.2 Power Dissipation

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
I_{max}	Supply Current	PEN = 1, EQ = 0dB, De-emphasis = 0dB, All 4 channels 0.8V Swing		265	325	mA
		PEN = 1, EQ = 0dB, De-emphasis = 0dB, All 4 channels 1.3V Swing		300	350	mA
I_{DDQ}	Quiescent Supply Current	PEN=0, TMDS Output Disable		0.17		mA
P_{idle}	Standby Mode Supply Power	PEN=0, All channels disable		0.8		mA

PI3HDX1204B1
5.3.3 Package power ratings

Package	Theta Ja(still air) (°C/W)	Theta Jc (°C/W)	Max. Power Dissipation Rating (Ta ≤ 70°)
42-pin TQFN (ZH42)	33.69	15.17	1.63W

5.3.4 TMDS Differential Pins

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V _{OH}	Single-ended High Level Output Voltage	V _{DD} = 3.3 V, R _{out} = 50 Ohm	V _{DD} -10		V _{DD} +10	mV
V _{OL}	Single-ended Low Level Output Voltage		V _{DD} -600		V _{DD} -400	mV
V _{swing}	Output Voltage Swing		700		1300	mVppd
R _T	Input Termination Resistance	V _{IN} = 2.9V	45	50	55	Ohm
I _{OZ}	Leakage Current with Hi-Z I/O	V _{DD} = 3.6V			10	uA

5.3.5 Switching Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
T _{pd}	Propagation Delay				2000	ps
T _r	Tx Signal Rise Time (20% - 80%)	V _{DD} = 3.3V, R _T = 50 Ohm, Pre-/De-emp = 0 dB		70		ps
T _f	Tx Signal Fall Time (80% - 20%)			70		ps
T _{sk(p)}	Pulse Skew			10	50	ps
T _{sk(D)}	Intra-pair Differential Skew			23	50	ps
T _{sk(O)}	Inter-pair Differential Skew				100	ps
T _{jit-Clk}	Peak-to-peak Output Jitter for Clock channel	Pre-/De-emp = 0 dB Data Input = 6 Gbps HDMI Pattern, Clock input = 150 MHz		15	30	ps
T _{jit-Data}	Peak-to-peak Output Jitter for Data channels			18	50	ps
t _{sx}	Select to switch Output				10	ns
t _{en}	Enable Time				200	ns
t _{dis}	Disable Time				10	ns

5.3.6 Signal Detector

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V _{th+}	Assert Threshold of Signal Detector	Signal swing @ 3GHz	130		210	mVppd
V _{th-}	De-assert Threshold of Signal Detector	Signal swing @ 100 MHz	30		110	mVppd

PI3HDX1204B1




Figure 5-1 Electrical parameter test setup





Figure 5-2 Intra and Inter-pair Differential Skew definition

Common Mode Voltage
 $V_{CM} = (|VD+ + VD-| / 2)$
 $V_{CMP} = (\max |VD+ + VD-| / 2)$



$V_{D+} - V_{D-}$

Symmetric Differential Swing
 $V_{DIFFP-P} = (2 * \max |V_{D+} - V_{D-}|)$

Asymmetric Differential Swing
 $V_{DIFFD-D} = (\max |V_{D+} - V_{D-}| \{V_{D+} > V_{D-}\})$




Figure 5-3 Definition of Peak-to-peak Differential voltage

PI3HDX1204B1




Figure 5-4 HDMI Source Test Point for Eye Diagram




Figure 5-5 HDMI Sink Test Point for Eye Diagram

5.4 I2C Bus

Symbol	Parameter	Conditions	Min.	Typ.	Max	Units
VDD	Nominal Bus Voltage		3.0		3.6	V
Freq	Bus Operation Frequency				400	kHz
V _{IH}	DC input logic high		$V_{DD}/2 + 0.7$		$V_{DD} + 0.3$	V
V _{IL}	DC input logic low		-0.3		$V_{DD}/2 - 0.7$	V
V _{OL}	DC output logic low	I _{OL} = 3mA			0.4	V
I _{pullup}	Current Through Pull-Up Resistor or Current Source	High Power specification	3.0		3.6	mA
I _{leak-bus}	Input leakage per bus segment		-200		200	uA
I _{leak-pin}	Input leakage per device pin			-15		uA
CI	Capacitance for SDA/SCL				10	pF
t _{BUF}	Bus Free Time Between Stop and Start condition		1.3			us
t _{HD:STA}	Hold time after (Repeated) Start condition. After this period, the first clock is generated.	At pull-up, Max	0.6			us
TSU:STA	Repeated start condition setup time		0.6			us
TSU:STO	Stop condition setup time		0.6			us
THD:DAT	Data hold time		0			ns
TSU:DAT	Data setup time		100			ns
t _{LOW}	Clock low period		1.3			us
t _{HIGH}	Clock high period		0.6		50	us
t _F	Clock/Data fall time				300	ns
t _R	Clock/Data rise time				300	ns
t _{POR}	Time in which a device must be operation after power-on reset				500	ms

Note:

- (1) Recommended maximum capacitance load per bus segment is 400pF.
- (2) Compliant to I2C physical layer specification.
- (3) Ensured by Design. Parameter not tested in production.

PI3HDX1204B1





Figure 5-6 I2C Timing Diagram

6. Application/Implementation

6.1 Source Application

PI3HDX1204B1 is designed to accept AC-coupled as well as DC-coupled main link signals. When a dual-mode DP source is connected to the input of PI3HDX1204B1 in a source application, AC coupling capacitors must be placed at the input side.



Title		
PI3HDX1204B1 Source Application Diagram		
Size	Document Number	Rev
		A
Date:	Tuesday, July 05, 2016	Sheet 1 of 1

Figure 6-1 PI3HDX1204B1 Source Application Circuit

6.1.1 ESD Protectors on Output TMDS

As 8kV contact ESD is commonly required, ESD protectors are implemented at the output TMDS pins of PI3HDX1204B1 for source application. ESD8104 HDMI2.0 ESD protector can be considered to protect the 3.3V TMDS paths as its reverse working voltage is 3.3V.

6.1.2 Extra Component for Rise/fall Time Control

Per HDMI2.0 specification, rise/fall time of TMDS clock is kept at minimal 75ps while that of TMDS data is decreased to minimal 42.5ps if data rate is between 3.4Gbps and 6Gbps.

Table 7-3 Source TMDS Electrical - 6G – T_{RISE} , T_{FALL} Requirements

Reference	Requirement
[HDMI 2.0: Table 6-2] AC Characteristics for $3.4 \text{ Gbps} < R_{bit} \leq 6.0 \text{ Gbps}$ at TP1	Rise/Fall time: Data (20% to 80%): $\geq 42.5 \text{ ps}$ Rise/Fall time: Clock (20% to 80%): $\geq 75 \text{ ps}$

Figure 6-2 HDMI2.0 Trise/fall Requirement

PI3HDX1204B1 is designed to meet the rise/fall time of TMDS data. If output trace length is short, maybe 1” only, common-mode choke or external inductor can be considered for slowing down the rise/fall time for TMDS clock of PI3HDX1204B1.

6.1.3 Leakage Blockage for VOFF Test

When performing VOFF test specified in HDMI 1.4a Compliance Test Specification, each output TMDS of PI3HDX1204B1 will be pulled to 3.3V via an external 50kΩ resistor. In this case, current will pass through an internal ESD protector at the output TMDS pin of PI3HDX1204B1 and leakage will be found at VCC pin of PI3HDX1204B1.




Figure 6-3 HDMI VOFF Test Setup

Test ID 7-3: TMDS – VOFF	
Reference	Requirement
[HDMI: Table 4-23] Source DC Characteristics at TP1	TMDS single-ended standby (off) output voltage, V_{OFF} must be within $AV_{CC} \pm 10\text{mVolts}$.

Figure 6-4 HDMI VOFF Requirement

To avoid this leakage, AP2151A power switch can be employed between the main 3.3V supply on a system and the VCC power plane of PI3HDX1204B1. Below is an example borrowed from an evaluation board schematic.

PI3HDX1204B1




Figure 6-5 Power Distribution Switch Example

6.2 Sink Application

PI3HDX1204B1 can also be employed in a sink application as it offers a range of equalization setting.




Figure 6-6 PI3HDX1204B1 Sink Application Circuit

6.2.1 ESD Protectors on Output TMDS

ESD protector selection guidance for source and sink applications is the same.