

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









A Product Line of Diodes Incorporated



PI5USB2544A / PI5USB2546A

USB Charging Port Controller and Load Detection Power Switch

Features

- → Two separate current limiting channels
- → Supports CDP/DCP Modes per USB Battery Charging Specification 1.2
- → Supports Shorted Mode per Chinese Telecommunication Industry Standard YD/T1591-2009
- → Supports non-BC1.2 Charging Modes by Automatic Selection
 - Divider-1A mode
 - Divider-2A mode
 - Divider-2.4A mode
 - DCP-1.2V mode
- → Supports Sleep-Mode Charging and Mouse/Keyboard Wake up
- → Automatic SDP/CDP Switching for Devices that do not request for the CDP Ports
- → Load Detection for Power Supply Control in S4/S5 Charging and Port Power Management in all Charge Modes
- → Compatible with USB 2.0/3.0 Power Switch requirements
- → Integrated 73-m Ω (Typ.) High-Side MOSFET
- → Adjustable Current-Limit up to 3A(Typ.)
- → Operating Range:4.5V to 5.5V
- → Max Device Current
 - 2µA at Device Disabled
 - 270µA at Device Enabled
- → Device Package: TQFN 3.0x3.0-16ZH
 - TOFN 3.0x3.0-16ZH
 - UQFN 3.0x3.0-16ZHD

Description

The PI5USB2544A/2546A series is a USB charging port controller and power switch with an integrated USB 2.0 high-speed data line (D+/D-) switch. PI5USB2544A/2546A provides the electrical signatures on D+/D- to support charging schemes listed under device feature section. This series is compatible with both popular BC1.2 compliant and non-BC1.2 compliant devices.


System wake up (from S3) with a mouse/keyboard (both low speed and full speed) is fully supported in the PI5USB2544A/2546A. Additionally, PI5USB2546A supports two distinct power management features, namely, power wake and port power management (PPM) through /STATUS pin. Power wake allows for power supply control in S4/S5 charging and PPM manages port power in a multiport application.


The PI5USB2544A/2546A series $73\text{-m}\Omega$ power-distribution switch is intended for applications where heavy capacitive loads and short-circuits are likely to be encountered. Two programmable current thresholds provide flexibility for setting current limits and load detect thresholds

Applications

- → USB Ports (Host and Hubs)
- → Notebook and Desktop PCs
- → Universal Wall Charging Adapters

Pin Configuration (TQFN-16, ZH)







Pin Description

Pin#	Name	Туре	Description	
1	IN	Р	Input voltage and supply voltage; connect $0.1\mu F$ or greater ceramic capacitor from IN to GND as close to the device as possible	
2	DM_OUT	I/O	D- Data line to USB host controller.	
3	DP_OUT	I/O	D+ data line to USB host controller.	
4	ILIM_SEL	I	Logic-level input signal used to control the charging mode, current limit threshold, and load detection, see the control truth table. Can be tied directly to IN or GND without pull-up or pull-down resistor.	
5	EN	I	Logic-level input for turning the power switch and the signal switches on/off, logic low turns off the signal and power switches and holds OUT in discharger. Can be tied directly to IN or GND without pull-up or pull-down resistor.	
6	CTL1	I	Logic-level inputs used to control the charging mode and signal switches; see the	
7	CTL2	I	control truth table. Can be tied directly to IN or GND without pull-up or pull-down	
8	CTL3	I	resistor.	
9	STATUS	О	Active-low open-drain output, asserted in load detection conditions (PI5USB2546A).	
9	NC		Connect to GND or leave open (PI5USB2544A).	
10	DP_IN	I/O	D+ data line to downstream connector.	
11	DM_IN	I/O	D- data line to downstream connector.	
12	OUT	P	Power-switch output	
13	FAULT	О	Active-low open-drain output, asserted when over-temperature or current limit conditions	
14	GND	G	Ground connection.	
15	ILIM_LO	I	External resistor connection used to set the low current-limit threshold and the load detection current threshold. A resistor to ILIM_LO is optional; see Current-Limit Settings.	
16	ILIM_HI	I	External resistor connection used to set the high current-limit threshold.	
NA	Exposed PAD	G	Internally connected to GND. Thermal pad to heat-sink the part to the circuit board.	

^{*}I = Input; O = Output; P = Power; G = Ground

PI5USB2544A/2546A series Charging Detection Supports Table

Part Number		Non- BC1.2 C	harging Mode		Load Detection
Part Number	DCP-1.2V	Divider-1A	Divider-2A	Divider-2.4A	Load Detection
PI5USB2544A	√	√	√	√	×
PI5USB2546A	√	√	√	√	√





Maximum Ratings

All Input (except IN to OUT, and DP_IN, DM_IN, DP_OUT, D	OM_OUT)0.3V to +6.0V
IN to OUT	-6.0V to +6.0V
DP_IN,DM_IN,DP_OUT,DM_OUT	0.3V to IN+0.3 or +5.7V
Input clamp current (DP_IN, DM_IN, DP_OUT, DM_OUT)	±20mA
Continuous current in SDP or CDP mode	
(DP_IN to DP_OUT or DM_IN to DM_OUT)	±100mA
Continuous current in BC1.2 DCP mode (DP_IN to DM_IN)	±50mA
Continuous output current (OUT)	Internally limited
Continuous output sink current (/FAULT, /STATUS)	25mA
Continuous output source current (ILIM_LO, ILIM_HI)	internally limited
ESD: HBM Mode (All pins)	2kV
CDM Mode (All pins)	
HBM (USB connector pins: DP_IN, DM_IN, OUT to GN	ID)6kV
1	

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
	Input Voltage, IN	4.5	-	5.5	V
$V_{ m I\!N}$	Input Voltage, logic-level EN, CTL1, CTL2, CTL3, ILIM_SEL inputs	0	-	5.5	V
	Input Voltage, data line inputs, DP_IN, DM_IN, DP_OUT, DM_OUT	0	-	$V_{ m I\!N}$	V
$V_{ m IH}$	High-level input voltage, EN, CTL1, CTL2, CTL3, ILIM_SEL	1.8	-	-	V
$V_{\mathrm{I\!L}}$	Low-level input voltage, EN, CTL1, CTL2, CTL3, ILIM_SEL	-	-	0.8	V
$V_{ m IH}$	High-level input voltage	3.5	-	-	V
$V_{\mathrm{I\!L}}$	Low-level input voltage	-	-	0.8	V
	Continuous current data line inputs, SDP or CDP mode, DP_IN to DP_OUT or DM_IN to DM_OUT	-	-	±30	mA
	Continuous current data line inputs, BC1.2 DCP mode, DP_IN to DM_IN	-	-	±15	mA
т	Continuous output current, OUT	0	-	2.5	A
I_{OUT}	Continuous output sink current, /FAULT, /STATUS (PI5USB2546A)	0	-	10	mA
R _{ILIM_XX}	Current-limit set resistor	16.9	-	750	kΩ
T_A	Ambient Temperature Range	-40	-	85	°C
T_{J}	Operating Virtual Junction Temperature Range	-40	-	125	°C



Electrical Characteristics

 $4.5 \text{V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{V}; \ T_{\text{J}} = -40 ^{\circ} \text{C to } + 125 ^{\circ} \text{C}; \ V_{\text{EN}} = \text{V}_{\text{IN}}, \ V_{\text{ILIM_SEL}} = \text{V}_{\text{IN}}, \ V_{\text{CTLI}} = V_{\text{CTL}} = V_{\text{CTL}} = V_{\text{IN}}, \ R_{\text{/FAULT}} = R_{\text{/STATUS}} = 10 \text{k}\Omega, \ R_{\text{ILIM_HI}} = 20 \text{k}\Omega, \ R_{\text{ILIM_HI}} = 20 \text{k}\Omega, \ R_{\text{ILIM_LO}} = 80.6 \text{k}\Omega, \ Positive currents are into pins}. \ Typical values are at 25 ^{\circ} \text{C}. \ All voltages are with respect to GND. unless otherwise specified.}$

Symbol	Parameter	Test Conditions	Min	Тур.	Max	Unit
Power Switch	1		•			
		$T_{J} = 25^{\circ}C, I_{OUT} = 2A$		73	84	
$R_{DS(on)} \\$	On Resistance ⁽¹⁾	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}, I_{\text{OUT}} = 2\text{A}$		73	105	mΩ
		$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}, I_{\text{OUT}} = 2\text{A}$		73	120	
t _r	OUT voltage rise time	V 5V C 1 F B 1000	0.7	1.0	1.60	
t_{f}	OUT voltage fall time	$V_{IN} = 5V, C_L = 1\mu F, R_L = 100\Omega$	0.2	0.35	0.5	ms
t _{on}	OUT voltage turn-on time	V 5V C - 1 F B - 1000		2.7	4	
$t_{\rm off}$	OUT voltage turn-off time	$V_{IN} = 5V, C_L = 1\mu F, R_L = 100\Omega$		1.7	3	ms
I_{REV}	Reverse leakage current	$V_{OUT} = 5.5V$, $V_{IN} = V_{EN} = 0V$, - $40^{\circ}C \le T_{J} \le 85^{\circ}C$, Measure I_{OUT}			2	μΑ
Discharge						
R_{DCHG}	OUT discharge resistance	$V_{OUT} = 4V, V_{EN} = 0V$	400	500	630	Ω
t _{DCHG}	OUT discharge hold time	Time V _{OUT} < 0.7V	1.30	2.0	2.9	s
EN, ILIM_SI	EL, CTL1,CTL2, CTL3, inputs		·			
	Input pin rising logic threshold voltage	-	1	1.35	1.70	V
	Input pin falling logic threshold voltage	-	0.85	1.15	1.45	V
	Hysteresis ⁽²⁾	-	-	200	-	mV
	Input current	Pin voltage= 0V to 5.5V	-0.5	-	0.5	μΑ

⁽¹⁾ Pulse-testing techniques maintain junction temperature close to ambient temperature; Thermal effects must be taken into account separately

⁽²⁾ These parameters are provided for reference only and do not constitute part of Pericom's published device specifications for purposes of Pericom's product warranty





Electrical Characteristics

 $4.5 V \leq V_{IN} \leq 5.5 V; \ T_J = -40 ^{\circ} C \ to \ +125 ^{\circ} C; \ V_{EN} = V_{IN}, \ V_{ILIM_SEL} = V_{IN}, \ V_{CTLI} = V_{CTL2} = V_{CTL3} = V_{IN}, \ R_{/FAULT} = R_{/STATUS} = 10 k\Omega, \ R_{ILIM_HI} = 20 k\Omega, \ R_{ILIM_HI} = 20 k\Omega, \ R_{ILIM_LO} = 80.6 k\Omega, \ Positive currents are into pins. Typical values are at 25 ^{\circ} C. All voltages are with respect to GND. unless otherwise specified.$


Symbol	Description		Test Conditions	Min.	Тур.	Max.	Unit
ILIM_SE	EL Current Limit	<u>'</u>			l	l	
		V	$V_{\rm ILIM_SEL} = 0 \text{ V R}_{\rm ILIM_LO} = 210 \text{k}\Omega$	205	240	275	
		Ī	$V_{\rm ILIM_SEL} = 0 \text{ V R}_{\rm ILIM_LO} = 80.6 \text{k}\Omega$	575	625	680	mA
I_{OS}	OUT Current-limit ⁽²⁾	V	$V_{ILIM_SEL} = 0 V R_{ILIM_LO} = 22.1 k\Omega$	2120	2275	2430	
		7	$V_{ILIM_SEL} = V_{IN} R_{ILIM_HI} = 20 k\Omega$	2340	2510	2685	
			$V_{\rm ILIM_SEL} = V_{\rm IN} R_{\rm ILIM_HI} = 16.9 \text{k}\Omega$	2770	2970	3170	
t_{IOS}	Response time to OUT short c	ircuit ⁽¹⁾	V_{IN} = 5.0V, R=0.1 Ω , lead length=2"	-	1.5	-	μs
Supply C	Current						
$I_{\rm IN_OFF}$	Disabled IN supply current	$V_{EN}=0V, V_{OU}$	$_{\rm UT}$ =0V, $\rm T_{\rm J}$ =-40°C to +125°C	-	0.1	2	
		V _{CTL1} =V _{CTL2} =	$= V_{IN}, V_{CTL3} = 0V V_{ILIM_SEL} = 0V$	-	165	220	
		$V_{CTL1} = V_{CTL}$	$_{.2} = V_{CTL3} = V_{IN}, V_{ILIM_SEL} = 0V$	-	175	230	
	Enable IN supply current	$V_{CTL1} = V_{CTL2} = V_{IN}, V_{CTL3} = 0V, V_{ILIM_SEL} = V_{IN}$		-	185	240	μΑ
I_{IN_ON}		$V_{CTL1} = V_{CTL}$	$V_{CTL1} = V_{CTL2} = V_{CTL3} = V_{IN}, V_{ILIM_SEL} = V_{IN}$		195	250	
		$V_{CTL1} = 0V, Y$	$V_{CTL1} = 0V$, $V_{CTL2} = V_{CTL3} = V_{IN}$, $V_{ILIM_SEL} = 0V$		215	270	
		$V_{CTL1} = 0V, Y$	$V_{CTL1} = 0V$, $V_{CTL2} = V_{CTL3} = V_{IN}$, $V_{ILIM_SEL} = V_{IN}$		240	290	
Undervol	Itage Lockout						
V _{UVLO}	IN rising UVLO threshold vol	tage	-	3.9	4.1	4.3	V
	Hysteresis ⁽¹⁾		-	-	100	-	mV
/FAULT			,		l	l	
V_{OL}	Output low voltage		$I_{FAULT} = 1 \text{ mA}$	-	-	100	mV
I_{OFF}	Off-state leakage current		$V_{/FAULT} = 5.5V$	-	-	1	μΑ
T_{D}	Over current /FAULT rising a	nd falling deglit	tch -	5	8.2	12	ms
/STATUS	S (PI5USB2546A)						
V_{OL}	Output low voltage		$I_{/STATUS} = 1mA$	-	-	100	mV
I_{OFF}	Off-state leakage		$V_{/STATUS} = 5.5V$	-	-	1	μΑ
Thermal	Shutdown		•	•	•	•	•
OTSD	Thermal shutdown threshold		-		170	-	0.7
	Hysteresis ⁽¹⁾		-	-	20	-	°C

Note:

⁽¹⁾ These parameters are provided for reference only and do not constitute part of Pericom's published device specifications for purposes of Pericom's product warranty

⁽²⁾ Pulse-testing techniques maintain junction temperature close to ambient temperature; current limit value tested at 80% output voltage. Thermal effects must be taken into account separately.







Electrical Characteristics, High-bandwidth Switch

 $4.5 V \leq V_{IN} \leq 5.5 V; \ T_J = -40 ^{\circ} C \ to \ +125 ^{\circ} C; \ V_{EN} = V_{IN}, \ V_{ILIM_SEL} = V_{IN}, \ V_{CTLI} = V_{CTL2} = V_{CTL3} = V_{IN}, \ R_{/FAULT} = R_{/STATUS} = 10 k\Omega \ R_{ILIM_HI} = 20 k\Omega, \ R_{ILIM_LO} = 80.6 k\Omega, \ Positive currents are into pins. Typical values are at 25 ^{\circ} C. All voltages are with respect to GND. unless otherwise specified.$

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Unit
HIGH_B	ANDWIDTH ANALOG SWITCH					
	DP/DM switch on resistance	V _{DP/DM_OUT} = 0V, I _{DP/DM_IN} = 30mA	-	2	4	Ω
	DF/DIVI SWITCH OIL TESISTAIRE	V_{DP/DM_OUT} = 2.4V, I_{DP/DM_IN} = -15mA	-	3	6	Ω
	Switch resistance mismatch	V_{DP/DM_OUT} = 0V, I_{DP/DM_IN} = 30mA	-	0.05	0.15	Ω
	between DP/DM channels	V_{DP/DM_OUT} = 2.4V, I_{DP/DM_IN} = -15mA	-	0.05	0.15	Ω
	DP/DM switch off-state capacitance ⁽¹⁾	V_{EN} =0V, V_{DP/DM_IN} = 0.3V, V_{ac} = 0.6 V_{PK-PK} , f=1MHz	-	4.5	-	pF
	DP/DM switch on-state capacitance ⁽²⁾	$V_{DP/DM_IN} = 0.3V, V_{ac} = 0.6V_{PK-PK}, f = 1MHz$	-	5.4	6.2	pF
O_{IRR}	Off-state isolation ⁽³⁾	$V_{EN} = 0V, f = 250MHz$	-	33	-	dB
X_{TALK}	Off-state cross channel isolation ⁽³⁾	f = 250MHz	-	52	-	dB
I_{OFF}	Off-state leakage current	$V_{EN} = 0V$, $V_{DP/DM_IN} = 3.6V$, $V_{DP/DM_OUT} = 0V$, measure I_{DP/DM_OUT}	-	0.1	1.5	μΑ
BW	Bandwidth(-3dB) ⁽³⁾	$R_L = 50\Omega$	-	2.0	-	GHz
t _{pd}	Propagation delay ⁽³⁾	-	-	0.25	-	ns
t_{SK}	Skew between opposite transitions of the same $port(t_{PHL} - t_{PLH})$	-	-	0.1	0.2	ns

Note:

- (1) The resistance in series with the parasitic capacitance to GND is typically 250 Ω .
- (2) The resistance in series with the parasitic capacitance to GND is typically 150 Ω .
- (3) These parameters are provided for reference only and do not constitute part of Pericom's published device specifications for purposes of Pericom's product warranty.



Electrical Characteristics, Charging Controller

 $4.5 V \leq V_{IN} \leq 5.5 V; \ T_J = -40 ^{\circ} C \ to \ +125 ^{\circ} C; \ V_{EN} = V_{IN}, \ V_{ILIM_SEL} = V_{IN}, \ V_{CTL1} = V_{CTL2} = V_{CTL3} = V_{IN}, \ R_{/FAULT} = R_{/STATUS} = 10 k\Omega \ R_{ILIM_HI} = 20 k\Omega, \ R_{ILIM_LO} = 80.6 k\Omega, \ Positive currents are into pins. Typical values are at 25 ^{\circ} C. All voltages are with respect to GND. unless otherwise specified.$

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Unit
SHORTE	D MODE (BC1.2 DCP)	,				
	DP_IN/DM_IN shorting resistance	$V_{\text{CTL1}} = V_{\text{IN}}; V_{\text{CTL2}} = V_{\text{CTL3}} = 0V$	-	125	200	Ω
DCP-1.2V	MODE					
	DP_IN/DM_IN output voltage	V _{CTL1} = 0V; V _{CTL2} = V _{CTL3} = V _{IN} , Apply 3V on DP_IN for 0.5s and	1.19	1.25	1.31	V
	DP_IN/DM_IN output impedance	measure the D+/D- voltage within the 2s	60	75	94	kΩ
DIVIDER	-1A MODE					
	DP_IN Divider-1A output voltage		1.9	2.0	2.1	V
	DM_IN Divider-1A output voltage	$V_{\text{CTL1}} = 0V; V_{\text{CTL2}} = V_{\text{CTL3}} = V_{\text{IN}},$	2.57	2.7	2.84	V
	DP_IN/DM_IN output impedance		7.5	10.5	16	kΩ
DIVIDER	-2A MODE		ı	ı	ı	
	DP_IN Divider-2A output voltage		2.57	2.7	2.84	V
	DM_IN Divider-2A output voltage	$V_{\text{CTL1}} = 0V$; $V_{\text{CTL2}} = V_{\text{CTL3}} = V_{\text{IN}}$; $I_{\text{OUT}} = 1A$	1.9	2.0	2.1	V
	DP_IN/DM_IN output impedance	1007-174	7.5	10.5	16	kΩ
DIVIDER	-2.4A MODE		ı	ı	ı	
	DP_IN/DM_IN output voltage	$V_{CTL1}=0V; V_{CTL2}=V_{CTL3}=V_{IN};$	2.57	2.7	2.84	V
	DP_IN/DM_IN output impedance	$I_{OUT} = 1.7A$	7.5	10.5	16	kΩ
CHARGI	NG DOWNSTREAM PORT		ı	ı	ı	
V_{DM_SRC}	DP_IN CDP output voltage	$ \begin{array}{c c} V_{CTL1} = V_{CTL2} = V_{CTL3} = V_{IN}, \ V_{IN} = 0.6V, \\ -250 \mu A \leq I_{DM_IN} \leq 0 \mu A \end{array} $	0.5	0.6	0.7	V
$V_{\mathrm{DAT_REF}}$	DP_IN rising lower window threshold for V _{DM_SRC} activation		0.25	-	0.4	V
	Hysteresis ⁽¹⁾	V -V -V -V	-	50	-	mV
V_{LGC_REF}	DP_IN rising upper window threshold for V_{DM_SRC} de-activation	$V_{\text{CTL1}} = V_{\text{CTL2}} = V_{\text{CTL3}} = V_{\text{IN}}$	0.8	-	1.5	V
	Hysteresis ⁽¹⁾		-	100	-	mV
LOAD DE	ETECT- NON POWER WAKE					
I_{LD}	I _{OUT} rising load detect current threshold		550	650	765	mA
	Hysteresis ⁽¹⁾	$V_{\text{CTL}1} = V_{\text{CTL}2} = V_{\text{CTL}3} = V_{\text{IN}}$	-	50	-	mA
t_{LD_SET}	Load detect set time	0.12. C.12. C.12. III	140	200	275	ms
	Load detect reset time		1.9	3	4.2	S

Note:

(1) These parameters are provided for reference only and do not constitute part of Pericom's published device specifications for purposes of Pericom's product warranty.





Electrical Characteristics, Charging Controller

 $4.5 \text{V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{V}; \ T_{\text{J}} = -40 ^{\circ} \text{C to } + 125 ^{\circ} \text{C}; \ V_{\text{EN}} = \text{V}_{\text{IN}}, \ V_{\text{ILIM_SEL}} = \text{V}_{\text{IN}}, \ V_{\text{CTL}} = \text{V}_{\text{CTL}} = \text{V}_{\text{CTL}} = \text{V}_{\text{IN}}, \ R_{\text{/FAULT}} = R_{\text{/STATUS}} = 10 \text{k}\Omega \ R_{\text{ILIM_HI}} = 20 \text{k}\Omega, \ R_{\text{ILIM_LO}} = 80.6 \text{k}\Omega, \ Positive currents are into pins.} \ Typical values are at 25 ^{\circ} \text{C}. \ All voltages are with respect to GND. unless otherwise specified.}$

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Unit
LOAD DE	TECT- POWER WAKE					
I _{OS_PW}	Power wake short circuit current limit		20	55	90	mA
	I _{OUT} falling power wake reset current threshold	$V_{CTLI} = V_{CTL2} = 0V, V_{CTL3} = V_{IN}$	10	45	85	mA
	Reset current hysteresis ⁽¹⁾		-	5	-	mA
	Power wake reset time		10.7	15	20.6	S


Note:

(1) These parameters are provided for reference only and do not constitute part of Pericom's published device specifications for purposes of Pericom's product warranty.




Functional Description

PI5USB2546A Block Diagram





PI5USB2544A Block Diagram





Details Description

The following overview references various industry standards. It is always recommended to consult the most up-to-date standard to ensure the most recent and accurate information. Rechargeable portable equipment requires an external power source to charge its batteries. USB ports are a convenient location for charging because of an available 5V power source. Universally accepted standards are required to make sure host and client-side devices operate together in a system to ensure power management requirements are met. Traditionally, host ports following the USB 2.0 specification must provide at least 500mA to downstream client-side devices. Because multiple USB devices can be attached to a single USB port through a buspowered hub, it is the responsibility of the client-side device to negotiate its power allotment from the host to ensure the total current draw does not exceed 500mA. In general, each USB device is granted 100mA and may request more current in 100mA unit steps up to 500mA. The host may grant or deny based on the available current. A USB 3.0 host port not only provides higher data rate than USB 2.0 port but also raises the unit load from 100mA to 150mA. It is also required to provide a minimum current of 900mA to downstream client-side devices.

Additionally, the success of USB has made the mini-USB connector a popular choice for wall adapter cables. This allows a portable device to charge from both a wall adapter and USB port with only one connector. As USB charging has gained popularity, the 500mA minimum defined by USB 2.0 or 900mA for USB 3.0 has become insufficient for many handset and personal media players which need a higher charging rate. Wall adapters can provide much more current than 500mA/900mA. Several new standards have been introduced defining protocol handshaking methods that allow host and client devices to acknowledge and draw additional current beyond the 500mA/900mA minimum defined by USB 2.0/3.0 while still using a single micro-USB input connector. The PI5USB2546 supports four of the most common USB charging schemes found in popular hand-held media and cellular devices:

- USB Battery Charging Specification BC1.2
- Chinese Telecommunications Industry Standard YD/T 1591-2009
- Divider-1A, Divider-2A and Divider-2.4A Mode
- DCP-1.2V Mode

YD/T 1591-2009 is a subset of BC1.2 spec. supported by vast majority of devices that implement USB charging.

Divider-1A, Divider-2A, Divider-2.4A and DCP-1.2V charging schemes are supported in devices from specific yet popular device makers.

BC1.2 lists three different port types as listed below:

- Standard Downstream Port (SDP)
- Charging Downstream Port (CDP)
- Dedicated Charging Port (DCP)

BC1.2 defines a charging port as a downstream facing USB port that provides power for charging portable equipment, under this definition CDP and DCP are defined as charging ports

Table 1 shows the differences between these ports.

Table 1. Operation Modes

Port Type	Support USB 2.0 Communication	Max. allowable current draw by portable device
SDP (USB 2.0)	Yes	0.5A
SDP (USB 3.0)	Yes	0.9A
CDP	Yes	1.5A
DCP	No	1.5A



Standard Downstream Port (SDP) USB 2.0/USB 3.0

An SDP is a traditional USB port that follows USB 2.0/3.0 protocol and supplies a minimum of 500mA/900mA per port. USB 2.0/3.0 communications is supported, and the host controller must be active to allow charging. PI5USB2544A/2546A supports SDP mode in system power state S0 when system is completely powered ON and fully operational. For more details on control pin (CTL1, CTL2, CTL3 and ILIM_SEL) settings to program this state please refer to device truth table.

Charging Downstream Port (CDP)

A CDP is a USB port that follows USB BC1.2 and supplies a minimum of 1.5A per port. It provides power and meets USB 2.0 requirements for device enumeration. USB 2.0 communications is supported and the host controller must be active to allow charging. What separates a CDP from an SDP is the host-charge handshaking logic that identifies this port as a CDP. A CDP is identifiable by a compliant BC1.2 client device and allows for additional current draw by the client device.

The CDP hand-shaking process is done in two steps. During step one the portable equipment outputs a nominal 0.6V output on its D+ line and reads the voltage input on its D- line. The portable device concludes it is connected to an SDP if the voltage is less than the nominal data detect voltage of 0.3V. The portable device concludes that it is connected to a Charging Port if the D-voltage is greater than the nominal data detect voltage of 0.3V and optionally less than 0.8V.

The second step is necessary for portable equipment to determine if it is connected to CDP or DCP. The portable device outputs a nominal 0.6V output on its D- line and reads the voltage input on its D+ line. The portable device concludes it is connected to a CDP if the data line being read remains less than the nominal data detection voltage of 0.3V. The portable device concludes it is connected to a DCP if the data line being read is greater than the nominal data detect voltage of 0.3V.

PI5USB2544A/2546A series supports CDP mode in system power state S0 when system is completely powered ON and fully operational. For more details on control pin (CTL1, CTL2, CTL3 and ILIM_SEL) settings to program this state please refer to device truth table.

Dedicated Charging Port (DCP)

A DCP only provides power but does not support data connection to an upstream port. As shown in following sections, a DCP is identified by the electrical characteristics of its data lines. The PI5USB2544A/2546A series emulates DCP in two charging states, namely DCP Forced and DCP Auto as shown in Figure 4. In DCP Forced state the device will support one of the two DCP charging schemes, namely Divider-1A or DCP_Shorted. In the DCP Auto state, the device charge detection state machine is activated to selectively implement charging schemes involved with the Shorted DCP mode, Divider-1A, Divider-2A, Divider-2.4A and DCP-1.2V modes. Shorted DCP mode complies with BC1.2 and Chinese Telecommunications Industry Standard YD/T 1591-2009, while the Divider-1A, Divider-2A, Divider-2.4A and DCP-1.2V modes are employed to charge devices that do not comply with BC1.2 DCP standard.

DCP BC1.2 and YD/T 1591-2009

Both standards define that the D+ and D- data lines should be shorted together with a maximum series impedance of 200 Ω . This is shown as Figure 1.




Figure 1, DCP mode



Divider-1A, Divider-2A and Divider-2.4A Charging Scheme

There are two charging schemes supported by PI5USB2544A/2546A, Divider-1A, Divider-2A and Divider-2.4A as shown below. In Divider-1A charging scheme the device applies 2.0V and 2.7V to D+ and D- data line respectively. This is reversed in Divider-2A mode. Divider-2.4A charging scheme on PI5USB2544A or PI5USB2546A is applying 2.7V on both D+ and D-...




Figure 2a, Divider-1A Charging Scheme




Figure 2b, Divider-2A Charging Scheme




Figure 2c, Divider-2.4A Charging Scheme



DCP-1.2V Charging Scheme

DCP-1.2V charging scheme is used by some handheld devices to enable fast charging at 2.0A. PI5USB2544A/2546A series supports this scheme in the DCP-Auto mode before the device enters BC1.2 shorted mode. To simulate this charging scheme D+/D- lines are shorted and pulled-up to 1.2V for fixed duration then device moves to DCP shorted mode as defined in BC1.2 spec. This is shown as Figure 3.




Figure 3, DCP-1.2V Charging Scheme

DCP Auto Mode

As mentioned above the PI5USB2544A/2546A integrates an auto-detect state machine that supports all the above DCP charging schemes. It starts in Divider-1A scheme, however if a BC1.2 or YD/T 1591-2009 compliant device is attached, the PI5USB2544A/2546A responds by discharging OUT, turning back on the power switch and operating in 1.2Vmode briefly and then moving to BC1.2 DCP mode. It then stays in that mode until the device releases the data line, in which case it goes back to Divider-1A scheme. When a Divider-1A compliant device is attached the PI5USB2544A/2546A series will stay in Divider-1A state.

Also, the PI5USB2544A/2546A series will automatically switch between the Divider-1A and Divider-2A (or Divider-2.4A) schemes based on charging current drawn by the connected device. Initially the device will set the data lines to Divider-1A scheme. If charging current of the device >900mA is measured by the PI5USB2544A/2546A series, it switches to Divider-2A scheme and test to see if the peripheral device will still charge at a high current. If charging current of the device >1.8A is measured by PI5USB2544A or PI5USB2546A, it will switches to Divider-2.4A charging mode. If it does then it stays in Divider-2A or Divider-2.4A charging scheme otherwise it will revert to Divider-1A scheme.




Figure 4, DCP_Auto Mode





DCP Forced Shorted / DCP Forced Divider-1A

In this mode the device is permanently set to one of the DCP schemes (BC1.2/ YD/T 1591-2009 or Divider-1A) as commanded by its control pin setting per device truth table.

High-Bandwidth Data Line Switch

The PI5USB2544A/2546A series passes the D+ and D- data lines through the device to enable monitoring and handshaking while supporting charging operation. A wide bandwidth signal switch is used, allowing data to pass through the device without corrupting signal integrity. The data line switches are turned on in any of CDP or SDP operating modes. The EN input also needs to be at logic High for the data line switches to be enabled.

NOTE:

- 1. Under CDP mode, the data switches are ON even while CDP handshaking is occurring.
- 2. The data line switches are OFF if EN or all CTL pins are held low, or if in DCP mode. They are not automatically turned off if the power switch (IN to OUT) is in current limit.
- 3. The data switches are for USB 2.0 differential pair only. In the case of a USB 3.0 host, the super speed differential pairs must be routed directly to the USB connector without passing through the PI5USB2544A/2546A series.
- 4. Data switches are OFF during OUT (VBUS) discharge



Device Operation

Please refer to the simplified device state diagram below. Power-on-reset (POR) holds device in initial state while output is held in discharge mode. Any POR event will take the device back to initial state. After POR clears, device goes to the next state depending on the CTL1, CTL2, CTL3 and ILIM_SEL lines as shown Figure 5.




Figure 5, PI5USB2544A/2546A Charging States

Output Discharge

To allow a charging port to renegotiate current with a portable device, PI5USB2544A/2546A uses the OUT discharge function. It proceeds by turning off the power switch while discharging OUT, then turning back on the power switch to reassert the OUT voltage. This discharge function is automatically applied as shown in device state diagram.



Wake on USB Feature (Mouse/Keyboard Wake Feature)

USB 2.0 Background Information

The PI5USB2544A/2546A data lines interface with USB 2.0 devices. USB 2.0 defines three types of devices according to data rate. These devices and their characteristics relevant to PI5USB2544A/2546A series Wake on USB operation are shown below:

Low-speed USB devices

- 1.5 Mb/s
- Wired mice and keyboards are examples
- No devices that need battery charging
- All signaling performed at 2.0V and 0.8V hi/lo logic levels
- D- high to signal connect and when placed into suspend
- D- high when not transmitting data packets

Full-speed USB devices

- 12 Mb/s
- Wireless mice and keyboards are examples
- Legacy phones and music players are examples
- Some legacy devices that need battery charging
- All signaling performed at 2.0V and 0.8V hi/lo logic levels
- D+ high to signal connect and when placed into suspend
- D+ high when not transmitting data packets

High-speed USB devices

- 480 Mb/s
- Tablets, phones and music players are examples
- Many devices that need battery charging
- Connect and suspend signaling performed at 2.0V and 0.8V hi/lo logic levels
- Data packet signaling performed a logic levels below 0.8V
- D+ high to signal connect and when placed into suspend (same as a full-speed device)
- D+ and D- low when not transmitting data packets

Wake On USB

Wake on USB is the ability of a wake configured USB device to wake a computer system from its S3 sleep state back to its S0 working state. Wake on USB requires the data lines to be connected to the system USB host before the system is placed into its S3 sleep state and remain continuously connected until they are used to wake the system.

The PI5USB2544A/2546A supports low and full speed HID (human interface device like mouse/key board) wake function. There are two scenarios under which wake on mouse are supported by the PI5USB2544A/2546A series. The specific CTL pin changes that the PI5USB2544A/2546A will override are shown below. The information is presented as CTL1, CTL2 and CTL3. The ILIM_SEL pin plays no role

- 1. 111 (CDP/SDP2) to 011 (DCP-Auto)
- 2. 110/010 (SDP1) to 011 (DCP-Auto)





USB Low-Speed / Full-Speed Device Recognition

PI5USB2544A/2546A series is capable of detecting LS or FS device attachment when PI5USB2544A/2546A is in SDP or CDP mode. Per USB spec when no device is attached, the D+ and D- lines are near ground level. When a low speed compliant device is attached to the PI5USB2544A/2546A charging port, D- line will be pulled high in its idle state (mouse/keyboard not activated). However when a FS device is attached the opposite is true in its idle state, i.e. D+ is pulled high and D- remains at ground level.

PI5USB2544A/2546A monitors both D+ and D- lines while CTL pin settings are in CDP or SDP mode to detect LS or FS HID device attachment. To support HID sleep wake, PI5USB2544A/2546A must first determine that it is attached to a LS or FS device when system is in S0 power state. PI5USB2544A/2546A does this as described above. While supporting a LS HID wake is straight forward, supporting FS HID requires making a distinction between a FS and a HS device. This is because a high speed device will always present itself initially as a full speed device (by a 1.5K pull up resistor on D+). The negotiation for high speed then makes the distinction whereby the 1.5K pull up resistor gets removed.

PI5USB2544A/2546A handles the distinction between a FS and HS device at connect by memorizing if the D+ line goes low after connect. A HS device after connect will always undergo negotiation for HS which will require the $1.5K\Omega$ resistor pull-up on D+ to be removed. To memorize a FS device, PI5USB2544A/2546A requires the device to remain connected for at least 11 sec while system is in S0 mode before placing it in sleep or S3 mode. If system is placed in sleep mode earlier than the 11 sec window, a FS device may not get recognized and hence could fail to wake system from S3. This requirement does not apply for LS device.

No CTL Pin Timing Requirement after Wake Event and Transition from S3 to S0

There is no CTL pin timing requirement for the PI5USB2544A/2546A when the wake configured USB device wakes the system from S3 back to S0.



Device Control Pins Truth Table

Device Control Pins Table lists all valid bias combinations for the four control pins CTL1, CTL2, CTL3 and ILIM_SEL pins and their corresponding charging mode. It is important to note that the Device Control Pins Table *purposely* omits matching charging modes of the PI5USB2544A/2546A with global power states (S0-S5) as device is agnostic to system power states. The PI5USB2544A/2546A monitors its CTL inputs and will transition to whatever charging state it is commanded to go to (except when LS/FS HID device is detected). For example if sleep charging is desired when system is in standby or hibernate state then user must set PI5USB2544A/2546A control pins to correspond to DCP_Auto charging mode per below table. When system is put back to operation mode then set control pins to correspond to SDP or CDP mode and so on.

PI5USB2546A Device Control Pins Truth Table

CTL1	CTL2	CTL3	ILIM_SEL	MODE	Current Limit Setting	/STATUS Output (Active low)	Comment
0	0	0	0	Discharge	NA	OFF	OUT held low
0	0	0	1	Discharge	NA	OFF	OUT field low
0	0	1	0	DCP_Auto	ILIM_HI	OFF	Data lines disconnected
0	0	1	1	DCP_Auto	I _{OS_PW} & ILIM_HI ⁽¹⁾	DCP load present ⁽²⁾	Data lines disconnected and load detect function active
0	1	0	0	SDP1	ILIM_LO	OFF	Data lines connected
0	1	0	1	SDP1	ILIM_HI	OFF	Data filles conflected
0	1	1	0	DCP_Auto	ILIM_HI	OFF	Data lines disconnected
0	1	1	1	DCP_Auto	ILIM_HI	DCP load present ⁽³⁾	Data lines disconnected and load detect function active
1	0	0	0	DCP_Shorted	ILIM_LO	OFF	Device forced to stay in
1	0	0	1	DCP_Shorted	ILIM_HI	OFF	DCP BC1.2 charging mode
1	0	1	0	Divider-1A	ILIM_LO	OFF	Device forced to stay in
1	0	1	1	Divider-1A	ILIM_HI	OFF	Divider-1A charging mode
1	1	0	0	SDP1	ILIM_LO	OFF	
1	1	0	1	SDP1	ILIM_HI	OFF	Data lines connected
1	1	1	0	SDP2 ⁽⁴⁾	ILIM_LO	OFF	
1	1	1	1	CDP ⁽⁴⁾	ILIM_HI	CDP load present ⁽⁵⁾	Data lines connected and load detect active

Note:

- (2) DCP Load present governed by the "Load Detection Power Wake" limits.
- (3) DCP Load present governed by the "Load Detection Non Power Wake" limits.
- (4) No OUT discharge when changing between 1111 and 1110.
- (5) CDP Load present governed by the "Load Detection Non Power Wake" limits and BC1.2 primary detection.

⁽¹⁾ PI5USB2546A: Current limit (IOS) is automatically switched between IOS_PW and the value set by ILIM_HI according to the Load Detect -Power Wake functionality.





PI5USB2544A Device Control Pins Truth Table

CTL1	CTL2	CTL3	ILIM_SEL	MODE	Current Limit Setting	Comment
0	0	0	0	Discharge	NA	OUT held low
0	0	0	1	Discharge	NA	OUT held low
0	X	1	X	DCP_Auto	ILIM_HI	Data lines disconnected
0	1	0	0	SDP1	ILIM_LO	Data lines connected
0	1	0	1	SDP1	ILIM_HI	Data filles conflected
0	1	1	0	DCP_Auto	ILIM_HI	Data lines disconnected
0	1	1	1	DCP_Auto	ILIM_HI	Data lines disconnected
1	0	0	0	DCP_Shorted	ILIM_LO	Device forced to stay in DCP BC1.2
1	0	0	1	DCP_Shorted	ILIM_HI	charging mode
1	0	1	0	Divider-1A	ILIM_LO	Device forced to stay in Divider-1A
1	0	1	1	Divider-1A	ILIM_HI	charging mode
1	1	0	0	SDP1	ILIM_LO	
1	1	0	1	SDP1	ILIM_HI	Data lines connected
1	1	1	0	SDP2 ⁽¹⁾	ILIM_LO	
1	1	1	1	CDP ⁽¹⁾	ILIM_HI	Data lines connected

Note


Below tables can be used as an aid to program the PI5USB2544A/2546A per system states however not restricted to below settings only.

PI5USB2546A Control Pin Setting Matched to System Power States

System Global Power State	Charging Mode	CTL1	CTL2	CTL3	ILIM_SEL	Current Limit Setting
S0	SDP1	1	1	0	1 or 0	ILIM_HI/ILIM_LO
S0	SDP2, no discharge to/from CDP	1	1	1	0	ILIM_LO
S0	CDP, load detection with ILIM_LO + 25mA thresholds or if a BC1.2 primary detection occurs	1	1	1	1	ILIM_HI
S4/S5	Auto mode, load detection with power wake thresholds	0	0	1	1	ILIM_HI
S3/S4/S5	Auto mode, no load detection	0	0	1	0	ILIM_HI
S3	Auto mode, keyboard/mouse wake up, load detection with ILIM_LO + 25mA thresholds	0	1	1	1	ILIM_HI
S3	Auto mode, keyboard/mouse wake up, no load detection	0	1	1	0	ILIM_HI
S 3	SDP1, keyboard/mouse wake up	0	1	0	1 or 0	ILIM_HI/ILIM_LO

 $^{(1) \}quad \text{No OUT discharge when changing between } 1111 \text{ and } 1110.$







PI5USB2544A Control Pin Setting Matched to System Power States

System Global Power State	Charging Mode	CTL1	CTL2	CTL3	ILIM_SEL	Current Limit Setting
S0	SDP1	1	1	0	1 or 0	ILIM_HI/ILIM_LO
S0	SDP2, no discharge to/from CDP	1	1	1	0	ILIM_LO
S0	CDP	1	1	1	1	ILIM_HI
S3/S4/S5	Auto mode	0	0	1	0	ILIM_HI
S3	Auto mode, keyboard/mouse wake up, no load detection	0	1	1	0	ILIM_HI
S3	SDP1, keyboard/mouse wake up	0	1	0	1 or 0	ILIM_HI/ILIM_LO

Load Detect (PI5USB2546A)

PI5USB2546A offer system designers unique power management strategy not available in the industry from similar devices. There are two power management schemes supported by the PI5USB2546A via the /STATUS pin, they are:

- 1. Power Wake (PW)
- 2. Port Power Management (PPM)

Either feature may be implemented in a system depending on power savings goals for the system. In general Power Wake feature is used mainly in mobile systems like a notebook where it is imperative to save battery power when system is in deep sleep (S4/S5) state. On the other hand Port Power Management feature would be implemented where multiple charging ports are supported in the same system and system power rating is not capable of supporting high current charging on multiple ports simultaneously.

Power Wake (PI5USB2546A)

Goal of power wake feature is to save system power when system is in S4/S5 state. In S4/S5 state system is in deep sleep and typically running of the battery; so every "mW" in system power savings will translate to extending battery life. In this state the PI5USB2546A will monitor charging current at the OUT pin and provide a mechanism via the /STATUS pin to switch out the high power DC-DC controller and switch in a low power LDO when charging current requirement is <45mA (typ.). This would be the case when no peripheral device is connected at the charging port or if a device has attained its full battery charge and draws <45mA. Power wake flow chart and description is shown as Figure 6.




Load being Charged

- PI5USB2546A is asserting power wake
- System power is at its full capability
- Load can charge at high current
- PI5USB2546A monitors port to detect when charging load is done charging or removed

Charging Load Detected

- PI5USB2546A is asserting power wake
- System power turns on to its full power State
- Load Vbus is held low for 2s to give the power system time to turn on before the load tries to pull charging current again.



Charging Load Not Detected

- PI5USB2546A is not asserting power wake
- System power is in a low power state to save energy.
- PI5USB2546A monitors port to detect when charging load is attached and tries to charge

Figure 6, PI5USB2546A Power Wake flow chart



Implementing Power Wake in Notebook System

An implementation of power wake in notebook platforms with the PI5USB2546A is shown as below. Power wake function is used to select between a high power DC-DC converter and low power LDO (100mA) based on charging requirements. System power saving is achieved when under no charging conditions (the connected device is fully charged or no device is connected) the DC-DC converter is turned-off (to save power since it is less efficient in low power operating region) and the low power LDO supplies standby power to the charging port.

Power wake is activated in S4/S5 mode (0011 setting, see device truth table), PI5PI5USB2546A is charging connected device as shown as case 1, /STATUS is pulled LO (Case 1) which switches-out the LDO and switches-in the DC-DC converter to handle high current charging.




Figure 7, Case 1: System in S4/S5, Device Charging

As shown in Case 2A (Figure 8) and Case 2B (Figure 9), when connected device is fully charged or gets disconnected from the charging port, the charging current will fall. If charging current falls to <45mA and stays below this threshold for over 15s, PI5USB2546A automatically sets a 55mA internal current limit and /STATUS is de-asserted (pulled HI). As shown in Case 2A and Case 2B. This results in DC-DC converter turning off and the LDO turning on. Current limit of 55mA is set to prevent the low power LDO output voltage from collapsing in case there is a spike in current draw due to device attachment or other activity such as display panel LED turning ON in connected device.

Following Power Wake flow chart when a device is attached and draws >55mA of charging current the PI5USB2546A will hit its internal current limit. This will trigger the device to assert /STATUS (LO) and turn on the DC-DC converter and turn off the LDO. PI5USB2544A/2546A will discharge OUT for >2s (typ.) to allow the main power supply to turn on. After the discharge the device will turn back on with current limit set by ILIM_HI (Case 1, Figure 7)






Figure 8, Case 2A: System in S4/S5, No Device Attached




Figure 9, Case 2B: System in S4/S5, Attached Device Fully Charged





Port Power Management (PPM)

PPM is the intelligent and dynamic allocation of power. It is for systems that have multiple charging ports but cannot power them all simultaneously.

Goal of this feature are:

- 1. Enhances user experience since user does not have to search for charging port
- 2. Power supply only has to be designed for a reasonable charging load

Initially all ports are allowed to broadcast high current charging, charging current limit is based on ILIM_HI resistor setting. System monitors /STATUS to see when high current loads are present. Once allowed number of ports assert /STATUS, remaining ports are toggled to a non-charging port. Non-charging ports are SDP ports with current limit based on ILIM_LO. PI5USB2546A allows for a system to toggle between charging and non-charging ports either with an OUT discharge or without an OUT discharge.

Benefits of PPM

- Delivers better user experience
- Prevents overloading of system's power supply
- Allows for dynamic power limits based on system state
- Allows every port to potentially be a high power charging port
- Allows for smaller power supply capacity since the loading is controlled

PPM Details

All ports are allowed to broadcast high current charging – CDP or DCP. Current limit is based on ILIM_HI and system monitors /STATUS pin to see when high current loads are present. Once allowed number of ports assert /STATUS, remaining ports are toggled to a SDP non-charging port. SDP current limit is based on ILIM_LO setting. SDP ports are automatically toggled back to CDP or DCP mode when a charging port de-asserts /STATUS.

Based on CTL settings there is a provision for a port to toggle between charging and non-charging ports either with a VBUS discharge or without a VBUS discharge. For example when a port is in SDP2 mode (1110) and its ILIM_SEL pin is toggled to 1 due to another port releasing its high current requirements. The SDP2 port will automatically revert to CDP mode (1111) without a discharge event. This is desirable if this port was connected to a media device where it was syncing data from the SDP2 port; a discharge event would mess-up the syncing activity on the port and cause user confusion.

/STATUS trip point is based on the programmable ILIM_LO current limit set point. This does not mean /STATUS is a current limit – the port itself is using the ILIM_HI current limit. Since ILIM_LO defines the current limit for a SDP port, it works well to use the ILIM_LO value to define a high current load. /STATUS asserts in CDP and DCP when load current is above ILIM_LO+25mA for 200ms. /STATUS de-asserts in CDP and DCP when load current is below ILIM_LO-25mA for 3s.