

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Precision 1-13 Clock Buffer

Features

- · High-speed, low-noise, non-inverting, 1-13 buffer
- · Supports up to four SDRAM DIMMs
- Low skew (< 250ps) between any two output clocks
- I²C Serial Configuration interface
- Multiple V_{DD}, V_{SS}pins for noise reduction
- 3.3V power supply voltage
- · Separate Hi-Z pin for testing
- Packaging (Pb-free & Green available):
 - -28-pin SSOP (H)

Description

The PI6C184 is a high-speed low-noise 1-13 non-inverting buffer designed for SDRAM clock buffer applications.


This buffer is intended to be used with the PI6C104 clock generator for Intel Architecture for both desktop and mobile systems.

At power-up, all SDRAM outputs are enabled and active. The I Serial control may be used to individually activate/deactivate any of the 13 output drivers.


Note:

Purchase of C components from Pericom conveys a license to use them in an C system as defined by Philips®.

Block Diagram



Pin Configuration





Pin Description

Pin	Symbol	Туре	Quantit- y	Description
2,3,6,7,10,11,18,19	SDRAM [0.7]	0	8	SDRAM Byte 0 clock output
26,27,12	SDRAM [10.12]	0	3	SDRAM Byte 1 clock output
22,23	SDRAM [8.9]	0	2	SDRAM Byte 2 clock output
9	BUF_IN	1	1	Input for 1-13-buffer
14	SDATA	I/O	1	Data pin for I ² C circuitry. Has a 100k Internal pull-up resistor
15	SCLK	I/O	1	Clock pin for I ² C circuitry. Has a 100k Internal pull-up resistor
1,5,13,20,24,28	V _{DD}	Power	6	3.3V power supply for SDRAM buffer
4,8,16,17,21,25	V _{SS}	Ground	6	Ground for SDRAM Buffers

Serial Configuration Map

Byte0: SDRAM Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin#	Description
Bit 7	19	SDRAM7 (Active/Inactive)
Bit 6	18	SDRAM6 (Active/Inactive)
Bit 5	11	SDRAM5 (Active/Inactive)
Bit 4	10	SDRAM4 (Active/Inactive)
Bit 3	7	SDRAM3 (Active/Inactive)
Bit 2	6	SDRAM2 (Active/Inactive)
Bit 1	3	SDRAM1 (Active/Inactive)
Bit 0	2	SDRAM0 (Active/Inactive)

Note:

Inactive means outputs are held LOW and are disabled from switching

I²C Address Assignment

	A6	A5	A4	A3	A2	A1	A0	RW
ı	1	1	0	1	0	0	1	0



2-Wire I ²C Control

The PC interface permits individual enable/disable of each clockstop condition. The first byte after a start condition is always a output and test mode enable. 7-bit address byte followed by a read/write bit. (HIGH = read from

order to change one of the control bytes.

The PI6C184 is a slave receiver device. It can not be read back. Sub addressed device, LOW= write to addressed device). If the device's addressing is not supported. All preceding bytes must be sent in SDATA line LOW during ninth clock pulse, then accepts the following data bytes until another start or stop condition is

Every bite put on the SDATA line must be 8-bits long (MSB first) detected.

followed by an acknowledge bit generated by the receiving device following acknowledgement of the address byte (D2), two more During normal data transfers SDATA changes only when SCLK is bytes must be sent: LOW. Exceptions: A HIGH-to-LOW transition on SDATA while

SCLK is HIGH indicates a "start" condition. A LOW-to-HIGH1. "Command Code" byte, and

transition on SDATA while SCLK is HIGH is a "stop" condition.

2. "Byte Count" byte. and indicates the end of a data transfer cycle.

Each data transfer is initiated with a start condition and ended with must be sent and acknowledged.

Although the data bits on these two bytes are "don't care," they must be sent and acknowledged.

Byte1: SDRAM Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin#	Description
Bit 7		NC (Initialize to 0)
Bit 6		NC (Initialize to 0)
Bit 5		NC (Initialize to 0)
Bit 4		NC (Initialize to 0)
Bit 3		NC (Initialize to 0)
Bit 2	12	SDRAM12 (Active/Inactive)
Bit 1	27	SDRAM11(Active/Inactive)
Bit 0	26	SDRAM10 (Active/Inactive)
		· · · · · · · · · · · · · · · · · · ·

Byte2: Optional Register for Possible Future Requirements (1 = enable, 0 = disable)

		<u> </u>
Bit	Pin#	Description
Bit 7	23	SDRAM9 (Active/Inactive)
Bit 6	22	SDRAM8 (Active/Inactive)
Bit 5	-	(Reserved)
Bit 4	-	(Reserved)
Bit 3	-	(Reserved)
Bit 2	-	(Reserved)
Bit 1	-	(Reserved)
Bit 0	_	(Reserved)

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	 65°C to +150°C
Ambient Temperature with Power Applied	0°C to +70°C
3.3V Supply Voltage t@round Potential	0.5V to +4.6V
DC InputVoltage	 0.5V to +4.6V

Note:

Stresses greater than those listed under MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Supply Current ($V_{DD} = +3.465V$, $Q_{OAD} = Max$.)

Symbol	Parameter	Test Condition	M in.	Тур.	M ax.	Units
I _{DD}	Supply Current	BUF_IN = 0 MHz			3	
I _{DD}	Supply Current	BUF_IN = 66.66 MHz			230	mA
I _{DD}	Supply Current	BUF_IN = 100.0 MHz			360	



DC Operating Specification $(V_{DD} = +3.3V \pm 5\%, T_A = 0^{\circ}C - 70^{\circ}C)$

Symbol	Parameter	Test Condition	M in.	M ax.	Units		
Input Voltage	Input Voltage						
V _{IH}	Input high voltage	V _{DD}	2.0	V _{DD} +0.3	V		
VIL	Input low voltage		V _{SS} -0.3	0.8	V		
I _{IL}	Input leakage current	0 < V _{IN} < V _{DD}	– 5	+5	mA		
$V_{DD}[0-9] = 3.3V \pm$	$V_{DD}[0-9] = 3.3V \pm 5\%$						
V _{OH}	Output high voltage	I _{OH} = -1mA	2.4		V		
V _{OL}	Output low voltage	I _{OL} = 1mA		0.4	V		
C _{OUT}	Output pin capacitance			6	"F		
C _{IN}	Input pin capacitance			5	pF		
LPIN	Pin Inductance			7	nH		
T _A	Ambient Temperature	No Airflow	0	70	°C		

SDRAM Clock Buffer Operating Specification

Symbol	Parameter	Test Conditions	M in.	Тур.	M ax.	Units
IOHMIN	Pull-up current	V _{OUT} = 2.0V	– 54			
IOHMAX	Pull-up current	V _{OUT} = 3.135V			-4 6	~ ^
I _{OLMIN}	Pull-down current	V _{OUT} = 1.0V	54			mA
I _{OLMAX}	Pull-down current	V _{OUT} = 0.4V			53	
t _{RH} SDRAM	Output rise edge rate SDRAM only	3.3V ±5% @ 04V-2.4V	1.5		4	V/ns
t _{TH} SDRAM	Output fall edge rate SDRAM only	3.3V ±5% @ 2.4V-0.4V	1.5		4	V/I15

AC Timing

Symbol	Parameter	66 M Hz		100 N	ИHz	Units
		Min.	Max.	Min.	Max.	
T _{DSKP}	SDRAM CLK period	15.0	15.5	10.0	10.5	ns
T _{SDKH}	SDRAM CLK high time	5.6		3.3		ns
T _{SDKL}	SDRAM CLK low time	5.3		3.1		ns
T _{SDRISE}	SDRAM CLK rise time	1.5	4.0	1.5	4.0	V/ns
T _{SDFALL}	SDRAM CLK fall time	1.5	4.0	1.5	4.0	V/ns
t _{PLH}	SDRAM Buffer LH prop delay	1.0	5.5	1.0	5.0	ns
t _{PHL}	SDRAM Buffer HL prop delay	1.0	5.5	1.0	5.0	ns
DutyCycle	Measured at 1.5V		55	45	55	%
tSDSKW	SDRAM Output to Output Skew		250		250	ps






Figure 1. Clock Waveforms

Minimum and Maximum Expected Capacitive Loads

Clock	Min. Load	Max. Load	Units	Notes
SDRAM	20	30	pF	SDRAM DIMM Specification

Notes:

- 1. Maximum rise/fall times are guaranteed at maximum specified load.
- 2. Minimum rise/fall times are guaranteed at minimum specified load.
- 3. Rise/fall times are specified with pure capacitive load as shown. Testing is done with an additional 500esistor in parallel.


Design Guidelines to Reduce EMI

- Place series resistors and CI capacitors as close as possible to the respective clock pins. Typical value for CI is 10pF. Series resistor value can be increased to reduce EMI provided that the rise and fall time are still within the specified values.
- 2. Minimize the number of "vias" of the clock traces.
- 3. Route clock traces over a continuous ground plane or over a continuous power plane. Avoid routing clock traces from plane to plane (refer to rule #2).
- 4. Position clock signals away from signals that go to any cables or any external connectors.

08-0298 5 PS8320E 11/13/08



PCB Layout Suggestion



Note:

This is only a suggested layout. There may be alternate solutions depending on actual PCB design and layout.

As a general rule, C1-C7 should be placed as close as possible to their respective V_{DD}

Recommended capacitor values: C1-C7 0µF, ceramic





Figure 2. Design Guidelines

08-0298 PS8320E 11/13/08 6



Packaging Mechanical: 28-pin SSOP (H)



Ordering Information

Ordering Code	Package Code Package Code	PackageType
PI6C184HE	Н	Pb-free & Green, 28-pin SSOP

Notes

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com