mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





PI6C22405

2.5/3.3V 220MHz Zero-Delay Clock Buffer with 5 Outputs

Features

- Phase-Lock Loop Clock Distribution (Zero Input-to-Output Delay)
- Internal feedback connection
- Distributes one to one bank of five outputs
- High-Performance
 - 30 MHz to 220 MHz operation frequency range
 - <100ps output-to-output skew
 - <100ps cycle-to-cycle jitter
 - Low Power Consumption 25mA (outputs unloaded)
- Spread-spectrum capable
- Power supply
 - +2.5V ±5%
 - +3.3V ±10%
- Temperature range
 - -40°C to +85°C Industrial temp range
- Packaging (Pb-free & Green):
 - -8-pin TSSOP (L8)
 - -8-pin SOIC (W8)

Block Diagram



Description

The PI6C22405 is a low-jitter, low-skew, high-speed Zero-Delay Buffer with five outputs designed to address high-speed clock distribution applications.

The PI6C22405 features an internal patented Phase Lock Loop (PLL) with high drive output capability and internal feedback.

The PI6C22405 operates from a $2.5V\pm5\%$ or $3.3V\pm10\%$ supply, guaranteed over the full industrial temperature range of -40°C to +85°C. All support documentation can be found on Pericom's web site at: www.pericom.com.

Pericom can customize these devices for specific requirements.

Pin Configuration



Pin Description

1			
Pin	Signal	Description	
1	REF	Reference clock input with weak pull down.	
2, 3, 5, 7	CLK2, CLK1, CLK3, CLK4,	Clock output. Clock outputs contain a weak pull-down.	
8	CLKOUT	Clock output. Internal feedback on this pin.	
4	GND	Ground	
6	V _{DD}	Power	



Maximum Ratings⁽¹⁾

Supply Voltage	
V _{DD}	-0.5V to +4.6V
REF	0.5V to +4.6V
Input Current	50mA
Output Current	±50mA
Lead Temperature (soldering, 10 sec.)	+260°C
Storage Temperature (Ts)	65°C to +150°C
Junction Temperature	+150°C
Operating Temperature (industrial)	$\dots -40^{\circ}$ C to $+85^{\circ}$ C

Operation Ratings⁽²⁾

Supply Voltage	
V _{DD}	+3.0V to +3.6V
V _{DD}	+2.375V to +2.625V
Ambient Temperature (TA)	$\dots 0^{\circ}C$ to $+70^{\circ}C$
Package Thermal Resistance ⁽²⁾	
θJA	
Still-Air	157°C/W
θЈВ	
Junction-to-Board	

Notes:

- 1. Stresses greater then those listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the this specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. θ JA and θ JB values are determined for a 4-layer board in still-air, unless otherwise stated.

DC Electrical Characteristics

Parameter	Description	Test Conditions			Max.	Units
N/	Innut I OW Voltago	$V_{DD} = 3.3 V$			0.8	V
V IL	Input LOW Voltage	$V_{DD} = 2.5 V$			0.7	
V _{IH}	Innut IIICII Valtaga	$V_{DD} = 3.3V$		2.0		
	Input HIGH voltage	$V_{DD} = 2.5 V$		1.7		
I _{IL}	Input LOW Current	$V_{IN} = 0V$			10	
I _{IH}	Input HIGH Current	$V_{IN} = V_{DD}$			100	μΑ
V _{OL}	Output LOW Voltage	$I_{OL} = 12mA$	$V_{DD} = 3.3 V$		0.4	V
			$V_{DD} = 2.5 V$		0.5	
V _{OH}	Output IIICII Valtaga	$V_{DD} = 2.5V, I_{OH} = -12mA$		1.8		Ň
	Output HIGH Voltage	$V_{DD} = 3.3V, I_{OH} = -12mA$		2.4		
I _{DD}	Supply Current	Unloaded outputs 66 MHz			25	mA

PERICOM[®]

AC Electrical Characteristics

Parameter	Description	Test Conditions		Min.	Тур.	Max.	Units
Ea	Output Fraguanay	$V_{DD} = 2.5 V, C_L = 15 pF$		10		200	MHz
го	Output Frequency	$V_{DD} = 3.3V, C_L = 15pF$		10		220	MHz
BW		$V_{DD} = 2.5 V$			0.8		MHz
		$V_{DD} = 3.3 V$			1.5		
t _{DC}	Duty Cycle ⁽¹⁾⁽⁴⁾	Measured at V _{DD} /2, 10p	F load	45	50	55	%
t _R	Rise Time ⁽¹⁾⁽⁴⁾	For 3.3V: Measured between 0.8V and 2.0V @ 10pF				1	
		For 2.5V: Measured between 0.6V and 1.8V @ 10pF				1.8	n a
t	Eall Time $(1)(4)$	For 3.3V: Measured between 0.8V and 2.0V @ 10pF				1	115
ιF		For 2.5V: Measured between 0.6V and 1.8V @ 10pF				1.8	
	Output to Output $Skew^{(2)}$	All outputs equally	$V_{DD} = 3.3 V$			90	
^t sk(o)	Output to Output Skew ⁽⁻⁾	loaded	$V_{DD} = 2.5 V$			90	
	Delay, REF Rising Edge to CLKOUT Rising Edge ⁽²⁾	Measured at V _{DD} /2 @ 66MHz	$V_{DD} = 3.3 V$	-100		100	ps
t ₀			$V_{DD} = 2.5 V$	-200		200	
t _{SK(D)}	Device-to-device Skew ⁽³⁾	Measured at $V_{DD}/2$ on CLKx pins of device		-300		+300	
	Cycle-to-Cycle Jitter	15pF load, >66MHz, standard drive	$V_{DD} = 3.3 V$		47	110	ps
			$V_{DD} = 2.5 V$		42	90	
		15pF load, >66MHz, high drive	$V_{DD} = 3.3 V$		45	100	
tur			$V_{DD} = 2.5 V$		40	80	
UIT .		30pF load, >66MHz, standard drive	$V_{DD} = 3.3 V$		63	120	
			$V_{DD} = 2.5 V$		83	130	
		30pF load, >66MHz, high drive	$V_{DD} = 3.3 V$		51	115	
			$V_{DD} = 2.5 V$		66	115	
tрյ	Period Jitter (Peak)	15pF load, >66MHz, standard drive	$V_{DD} = 3.3 V$		39	90	ps
			$V_{DD} = 2.5 V$		28	60	
		15pF load, >66MHz, high drive	$V_{DD} = 3.3 V$		39	85	
			$V_{DD} = 2.5 V$		27	55	
		30pF load, >66MHz, standard drive	$V_{DD} = 3.3 V$		48	85	
			$V_{DD} = 2.5 V$		75	90	
		30pF load, >66MHz,	$V_{DD} = 3.3 V$		43	75	
		high drive	$V_{DD} = 2.5 V$		60	80	
tLOCK	PLL Lock Time ⁽¹⁾	Stable power supply, valid clocks presented on REF pin				1.0	ms

Note:

1. See Switching Waveforms

 All clock output should have the same loading to achieve zero delay between the input and outputs and zero output-to-output skew. Since the CLKOUT pin is the internal feedback to the PLL, its relative loading can adjust the input-to-output delay. If input-to-output delay adjustments are needed, the CLKOUT load may be changed to vary the delay between the REF input to the clock outputs. Output-to-output skew includes CLK 1-4.

3. Specifications are guaranteed by design and not production tested.

4. Measured at 100MHz.



Switching Waveforms







Packaging Mechanical: 8-Pin SOIC (W)



Note:

• For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php



Packaging Mechanical: 8-Pin TSSOP (L)



Note:

• For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

Ordering Information^(1,2,3)

Ordering Code	Package Code	Package Description
PI6C22405WE	W	Pb-free & Green, 8-pin SOIC
PI6C22405WIE	W	Pb-free & Green, 8-pin SOIC, Industrial temp range
PI6C22405LE	L	Pb-free & Green, 8-pin TSSOP
PI6C22405LIE	L	Pb-free & Green, 8-pin TSSOP, Industrial temp range

Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

2. E = Pb-free & Green

3. Adding an X suffix = Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com