## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## Dual bidirectional $I^{2} \mathrm{C}$-bus and SMBus voltage-level translator

## Features

- 2-bit bidirectional translator for SDA and SCL lines in mixed-mode $\mathrm{I}^{2} \mathrm{C}$-bus applications
- Standard-mode, Fast-mode, and Fast-mode Plus $\mathrm{I}^{2} \mathrm{C}$-bus and SMBus compatible
- Less than 1.5 ns maximum propagation delay to accommodate Standard mode and Fast mode I ${ }^{2} \mathrm{C}$ bus devices and multiple masters
- Allows voltage level translation between:
$>0.9 \mathrm{~V}$ VReF1 and $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V}$ or 5 V VREF2
$>1.2 \mathrm{~V}$ VREF 1 and $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V}$ or 5 V VREF2
$>1.5 \mathrm{~V}$ VREF1 and $2.5 \mathrm{~V}, 3.3 \mathrm{~V}$ or 5 V VREF2
$>1.8 \mathrm{~V}$ VREF1 and 3.3 V or 5 V VREF2
2.5 V VREF1 and 5 V VREF2
> 3.3 V VREF1 and 5 V VREF2
- Provides bidirectional voltage translation with no direction pin
- Low 3.5 ohm ON-state connection between input and output ports provides less signal distortion
- Open-drain $\mathrm{I}^{2} \mathrm{C}$-bus I/O ports (SCL1, SDA1, SCL2 and SDA2)
- 5 V tolerant $\mathrm{I}^{2} \mathrm{C}$-bus I/O ports to support mixedmode signal operation
- High-impedance SCL1, SDA1, SCL2 and SDA2 pins for EN = LOW
- Lock-up free operation for isolation when $\mathrm{EN}=$ LOW
- Flow through pin out for ease of printed-circuit board trace routing
- ESD protection exceeds 4KV HBM per JESD22A114
- Package: TDFN2x3-8L, MSOP-8L, SOIC-8L, UDFN1.6x1.6-8L


## Description

The PI6ULS5V9306 is a dual bidirectional $\mathrm{I}^{2} \mathrm{C}$-bus and SMBus voltage-level translator with an enable (EN) input, and is operational from 1.0 V to 3.3 V (VREF1) and 1.8 V to 5.5 V (VREF2).

The PI6ULS5V9306 allows bidirectional voltage translations between 1.0 V and 5 V without the use of a direction pin. The low ON-state resistance (Ron) of the switch allows connections to be made with minimal propagation delay. When EN is HIGH, the translator switch is on, and the SCL1 and SDA1 I/O are connected to the SCL2 and SDA2 I/O respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state
exists between ports.
The PI6ULS5V9306 is not a bus buffer that provides both level translation and physically isolates to either side of the bus when both sides are connected. The PI6ULS5V9306 only isolates both sides when the device is disabled and provides voltage level translation when active.

The PI6ULS5V9306 can also be used to run two buses, one at 400 kHz operating frequency and the other at 100 kHz operating frequency. If the two buses are operating at different frequencies, the 100 kHz bus must be isolated when the 400 kHz operation of the other bus is required. If the master is running at 400 kHz , the maximum system operating frequency may be less than 400 kHz because of the delays added by the translator.

As with the standard $\mathrm{I}^{2} \mathrm{C}$-bus system, pull-up resistors are required to provide the logic HIGH levels on the translator's bus. The PI6ULS5V9306 has a standard open-collector configuration of the $\mathrm{I}^{2} \mathrm{C}$-bus. The size of these pull-up resistors depends on the system, but each side of the translator must have a pull-up resistor. The device is designed to work with Standardmode, Fast-mode and Fast mode Plus I ${ }^{2} \mathrm{C}$-bus devices in addition to SMBus devices.

When the SDA1 or SDA2 port is LOW, the clamp is in the ON-state and a low resistance connection exists between the SDA1 and SDA2 ports. When the higher voltage is on the SDA2 port, and the SDA2 port is HIGH , the voltage on the SDA1 port is limited to the voltage set by VREF1. When the SDA1 port is HIGH, the SDA2 port is pulled to the drain pull-up supply voltage (VDPU) by the pull-up resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user without the need for directional control. The SCL1/SCL2 channel also functions as the SDA1/SDA2 channel.

All channels have the same electrical characteristics and there is minimal deviation from one output to another in voltage or propagation delay. This is a benefit over discrete transistor voltage translation solutions, since the fabrication of the switch is symmetrical. The translator provides excellent ESD protection to lower voltage devices, and at the same time protects less ESDresistant devices.

## Pin Configuration



MSOP-8L/SOIC-8L(Top View)


TDFN2x3-8L(Top View)


SDA1
UQFN1.6x1.6-8L(Top View)

## Pin Description

| Pin No | Name | Description |
| :---: | :---: | :--- |
| 1 | GND | ground (0 V) |
| 2 | VREF1 | low-voltage side reference supply voltage for SCL1 and SDA1 |
| 3 | SCL1 | serial clock, low-voltage side; connect to VREF1 through a pull-up resistor |
| 4 | SDA1 | serial data, low-voltage side; connect to VREF1 through a pull-up resistor |
| 5 | SDA2 | serial data, high-voltage side; connect to VREF2 through a pull-up resistor |
| 6 | SCL2 | serial clock, high-voltage side; connect to VREF2 through a pull-up resistor |
| 7 | VREF2 | high-voltage side reference supply voltage for SCL2 and SDA2 |
| 8 | EN | switch enable input; connect to VREF2 and pull-up through a high resistor |

PI6ULS5V9306

## Block Diagram



| EN | Function |
| :---: | :---: |
| H | SCL1 = SCL2; <br> SDA1 $=$ SDA2 |
| L | disabled |

Figure.1Block Diagram

## Maximum Ratings

| Storage Temperature ............................................................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Reference Voltage ${ }^{(2)}$. | ... -0.5 V to +6.0 V |
| Reference bias voltage. | - 0.5 V to+6.0V |
| DC Input Voltage | ..- -0.5 V to +6.0 V |
| Control Input Votage(EN) | - 0.5 V to +6.0 V |
| channel current (DC)... | ......... 128mA |
| Input clamping Current. | -50mA |
| ESD: HBMMode | $\ldots . . . . . . . . . . . . . .4000 V ~$ |

## Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Recommended operation conditions

$\mathrm{VcC}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{GND}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {I/O }}$ | Voltage on an input/output pin | SCL1, SDA1, SCL2, SDA2 | 0 | - | 5 | V |
| $\mathrm{~V}_{\text {REF1 }}$ | Reference voltage (1) | VREF1 | 0 | - | 5 | V |
| $\mathrm{~V}_{\text {REF2 }}$ | Reference bias voltage (2) | VREF2 | 0 | - | 5 | V |
| $\mathrm{~V}_{\mathrm{I} \text { (EN) }}$ | Input voltage on pin EN | - | 0 | - | 5 | V |
| $\mathrm{I}_{(\text {pass })}$ | Pass switch current | - | - | - | 64 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient temperature | - | -40 | - | 85 | ${ }^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified

| Parameter | Description | Test Conditions ${ }^{(1)}$ |  | Min | Typ. ${ }^{(2)}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input and output SDAB and SCLB |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IK }}$ | input clamping voltage | $\mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}(\mathrm{EN})}=0 \mathrm{~V}$ |  | - | - | -1.2 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | HIGH-level input current | $\mathrm{V}_{\mathrm{I}}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}(\mathrm{EN})}=0 \mathrm{~V}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}(\mathrm{EN})}$ | input capacitance on pin EN | $\mathrm{V}_{\mathrm{I}}=3 \mathrm{~V}$ or 0 V |  | - | 11 | - | pF |
| $\mathrm{C}_{\text {io(ff) }}$ | off-state input/output capacitance (SCLn, SDAn) | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V} \text { or } 0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}(\mathrm{EN})}=0 \mathrm{~V}$ |  | - | 4 | - | pF |
| $\mathrm{C}_{\text {io(on) }}$ | on-state input/output capacitance (SCLn, SDAn) | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or $0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}(\mathrm{EN})}=3 \mathrm{~V}$ |  | - | 10.5 | - | pF |
| Ron | $\begin{aligned} & \text { ON-state resistance }{ }^{(2)} \\ & (\text { SCLn, SDAn) } \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} \\ \mathrm{I}_{\mathrm{O}}=64 \mathrm{~mA} \end{gathered}$ | $\mathrm{V}_{\mathrm{I}(\mathrm{EN})}=4.5 \mathrm{~V}$ | - | 3.5 | 5.5 | $\Omega$ |
|  |  |  | $\mathrm{V}_{\text {I(EN) }}=3 \mathrm{~V}$ | - | 4.7 | 7.0 | $\Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{I}(\mathrm{EN})}=2.3 \mathrm{~V}$ | - | 6.3 | 9.5 | $\Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{I}(\mathrm{EN})}=1.5 \mathrm{~V}$ | - | 60 | 140 | $\Omega$ |
|  |  | $\begin{aligned} \mathrm{V}_{\mathrm{I}} & =2.4 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}} \\ & =15 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\mathrm{I}(\mathrm{EN})}=4.5 \mathrm{~V}$ | 1 | 6 | 15 | $\Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{I}(\mathrm{EN})}=3 \mathrm{~V}$ | 20 | 60 | 140 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=1.7 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{O}}=15 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\mathrm{I}(\mathrm{EN})}=2.3 \mathrm{~V}$ | 20 | 60 | 140 | $\Omega$ |

Notes:

1) All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2) Measured by the voltage drop between the SCL1 and SCL2, or SDA1 and SDA2 terminals at the indicated current through the switch. ON-state resistance is determined by the lowest voltage of the two terminals.

## Dynamic characteristics

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified. Values guaranteed by design.

| Symbol | Parameter | Conditions | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| Dynamic characteristics (translating down) |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{I}(\mathrm{EN})}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{M}}=1.15 \mathrm{~V}$ |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }}$ | $\begin{aligned} & \text { LOW-to-HIGH } \\ & \text { propagation delay } \\ & \hline \end{aligned}$ | from (input) SCL2 or SDA2 to (output) SCL1 or SDA1 | 0 | 0.8 | 0 | 0.6 | 0 | 0.3 | ns |
| $\mathrm{t}_{\text {PHL }}$ | $\begin{aligned} & \text { HIGH-to-LOW } \\ & \text { propagation delay } \end{aligned}$ | from (input) SCL2 or SDA2 <br> to (output) SCL1 or SDA1 | 0 | 1.2 | 0 | 1 | 0 | 0.5 | ns |
| $\mathrm{V}_{\mathrm{I}(\mathrm{EN})}=2.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=2.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{M}}=0.75 \mathrm{~V}$ |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }}$ | $\begin{aligned} & \text { LOW-to-HIGH } \\ & \text { propagation delay } \end{aligned}$ | from (input) SCL2 or SDA2 <br> to (output) SCL1 or SDA1 | 0 | 1 | 0 | 0.7 | 0 | 0.4 | ns |
| $\mathrm{t}_{\text {PHL }}$ | $\begin{aligned} & \text { HIGH-to-LOW } \\ & \text { propagation delay } \end{aligned}$ | from (input) SCL2 or SDA2 <br> to (output) SCL1 or SDA1 | 0 | 1.3 | 0 | 1 | 0 | 0.6 | ns |
| Dynamic characteristics (translating up) |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{I}(\mathrm{EN})}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=2.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{T}}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{M}}=1.15 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=300 \Omega$ |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }}$ | $\begin{gathered} \text { LOW-to-HIGH } \\ \text { propagation delay } \end{gathered}$ | ffrom (input) SCL1 orSDA1 to (output) SCL2 or SDA2 | 0 | 0.9 | 0 | 0.6 | 0 | 0.4 | ns |
| $\mathrm{t}_{\text {PHL }}$ | $\begin{aligned} & \text { HIGH-to-LOW } \\ & \text { propagation delay } \end{aligned}$ | from (input) SCL1 or SDA1 <br> to (output) SCL2 or SDA2 | 0 | 1.4 | 0 | 1.1 | 0 | 0.7 | ns |
| $\mathrm{V}_{\mathrm{I}(\mathrm{EN})}=2.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=1.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{T}}=2.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{M}}=0.75 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=300 \Omega$ |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }}$ | LOW-to-HIGH propagation delay | from (input) SCL1 orSDA1 to (output) SCL2 or SDA2 | 0 | 1 | 0 | 0.6 | 0 | 0.4 | ns |
| $\mathrm{t}_{\text {PHL }}$ | HIGH-to-LOW propagation delay | from (input) SCL1 or SDA1 to (output) SCL2 or SDA2 | 0 | 1.3 | 0 | 1.3 | 0 | 0.8 | ns |

## PARAMETER MEASUREMENT INFORMATION



| USAGE | SWITCH |
| :---: | :---: |
| Translating up | S1 |
| Translating down | S2 |



TRANSLATING UP


NOTES:
A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$
C. The outputs are measured one at a time, with one transition per measurement.

Figure. 2 Load Circuit for Outputs

## Functional Description

The PI6ULS5V9306 is a dual bidirectional $\mathrm{I}^{2} \mathrm{C}$-bus and SMBus voltage-level translator with an enable (EN) input, and is operational from 1.2 V to 3.3 V (VREF1) and 1.8 V to $5.5 \mathrm{~V}(\mathrm{VREF} 2)$.

The PI6ULS5V9306 allows bidirectional voltage translations between 1.2 V and 5 V without the use of a direction pin. The low ON-state resistance (Ron) of the switch allows connections to be made with minimal propagation delay. When EN is HIGH, the translator switch is on, and the SCL1 and SDA1 I/O are connected to the SCL2 and SDA2 I/O respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports.

The PI6ULS5V9306 is not a bus buffer that provides both level translation and physically isolates to either side of the bus when both sides are connected. The PI6ULS5V9306 only isolates both sides when the device is disabled and provides voltage level translation when active.

The PI6ULS5V9306 can also be used to run two buses, one at 400 kHz operating frequency and the other at 100 kHz operating frequency. If the two buses are operating at different frequencies, the 100 kHz bus must be isolated when the 400 kHz operation of the other bus is required. If the master is running at 400 kHz , the maximum system operating frequency may be less than 400 kHz because of the delays added by the translator.

As with the standard $\mathrm{I}^{2} \mathrm{C}$-bus system, pull-up resistors are required to provide the logic HIGH levels on the translator's bus. The PI6ULS5V9306 has a standard open-collector configuration of the $I^{2} \mathrm{C}$-bus. The size of these pull-up resistors depends on the system, but each side of the translator must have a pull-up resistor. The device is designed to work with Standard-mode, Fastmode and Fast mode Plus I ${ }^{2}$ C-bus devices in addition to SMBus devices.

When the SDA1 or SDA2 port is LOW, the clamp is in the ON-state and a low resistance connection exists between the SDA1 and SDA2 ports. When the higher voltage is on the SDA2 port, and the SDA2 port is HIGH, the voltage on the SDA1 port is limited to the voltage set by VREF1. When the SDA1 port is HIGH, the SDA2 port is pulled to the drain pull-up supply voltage (VDPU) by the pull-up resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user without the need for directional control. The SCL1/SCL2 channel also functions as the SDA1/SDA2 channel.

All channels have the same electrical characteristics and there is minimal deviation from one output to another in voltage or propagation delay. This is a benefit over discrete transistor voltage translation solutions, since the fabrication of the switch is symmetrical. The translator provides excellent ESD protection to lower voltage devices, and at the same time protects less ESDresistant devices.

## Application Information



Figure. 3 Typical Open Drain Application Circuit (Switch Always Enabled )


Figure. 4 Typical Open Drain Application Circuit (Switch Enabled Control)

## Open Drain Application

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to VREF2 and both pins pulled to high-side VDPU through a pull-up resistor (typically $200 \mathrm{k} \Omega$ ). This allows VREF2 to regulate the EN input. A filter capacitor on VREF2 is recommended.

A Product Line of Diodes Incorporated
T) PERICOM


Figure. 5 Typical push-pull Application Circuit (Switch Enabled Control)

## Push Pull Application

If used in push-pull system, the pull-up resistors on REF side are also needed. The data must be unidirectional or the outputs must be 3-stateable and be controlled by some direction-control mechanism to prevent high-to-low contentions in either direction.

Operating Voltage
Refer to Figure 2

|  |  | MIN TYP(1) MAX |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| VDPU | Ref2 side pull-up voltage on $200 \mathrm{k} \Omega$ | VREF1 + 0.62 .1 | 5 | V |
| EN | Enable input voltage | VREF1 + 0.62 .1 | 5 | V |
| VREF1 | Reference voltage | $0 \quad 1.5$ | 4.4 | V |
| IPASS | Pass switch current | 14 |  | mA |
| IREF | Reference-transistor current |  |  | $\mu \mathrm{A}$ |
| TA | Operating free-air temperature | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

The pass through current : I_pass
I_pass is determined by the pull-up and the low voltage added on the PI6LS5V9306
In figure 6, I_pass= $\left(\mathrm{V}_{\mathrm{REF1}}-\mathrm{V}_{\mathrm{OL} 1 \_9306}\right) / \mathrm{R}_{\mathrm{PU} 1}$
When V_IN is 0V, the PI6ULS5V9306 can support as large as 64mA pass through current in theory. But we recommend it's better to limit the I_pass in 15 mA

A Product Line of Diodes Incorporated
T) PERICOM

PI6ULS5V9306


Figure 6. Typical Open Drain Application Circuit
(1) The sink current : I_sink

The device would sink the total current from both pull-up resistors.
For example ,in figure bellow, when the SDA2 is pulled low by the $\mathrm{I}^{2} \mathrm{C}$ device, the sink current of the $\mathrm{I}^{2} \mathrm{C}$ device I_sink=Ipass+I_2=I_1+I_2 . The same thing will happen when $\mathrm{I}^{2} \mathrm{C}$ master pull low the $\mathrm{I}^{2} \mathrm{C}$ bus.
The I_sink should be limited to not larger than the tolerance of the $\mathrm{I}^{2} \mathrm{C}$ devices.
(2) $\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{OL}}$ of the external drive and $\mathrm{V}_{\mathrm{OL}}$ of PI6ULS5V9306

In normal application, the $\mathrm{V}_{\mathrm{IL}}$ of external devices should always be larger than the $\mathrm{V}_{\text {OL }}$ of PI6ULS5V9306.
The value of PI6ULS5V9306's $\mathrm{V}_{\text {OL }}$ is determined by the pass through current and the low voltage added on the SDA,SCL pins. The $\mathrm{V}_{\text {OL_9306 }}=\mathrm{V}_{\text {IN_L }}+\mathrm{V}_{\mathrm{UP}}$ ( $\mathrm{V}_{\mathrm{UP}}$ is mainly determined by the $\mathrm{I}_{-}$pass, it always less than 0.35 V .)

## (3) Low VREF application

The PI6ULS5V9306 can support very low Vref1 application in theory ,but we recommend not lower than 0.9V.Because when VREF1 is less than 1.8 V , the $\mathrm{V}_{\text {OL }}$ of REF1 side is a concern in system.
For example, in figure 6 , if VREF $1=0.9 \mathrm{~V}, \mathrm{VDPU}=3.3 \mathrm{~V}$ he $\mathrm{V}_{\mathrm{IL}}$ of the REF1 side $\mathrm{I}^{2} \mathrm{C}$ master is normally $0.3 * \mathrm{VREF} 1=0.25 \mathrm{~V}$, but the $\mathrm{V}_{\text {OL }}$ of REF2 side can up to $0.1 * \mathrm{VDPU}=0.36 \mathrm{~V}$ sometimes.
The system designer must make sure this situation doesn't happen. A limit for the $\mathrm{V}_{\mathrm{OL}}$ of REF2 side devices is required then.
The bellow table shows the requirement for $\mathrm{V}_{\text {OL }}$ of VREF2 side devices when using PI6ULS5V9306
(Requirement for $\mathrm{V}_{\text {OL_DEVICE }}$ in figure 6)

| The $\mathrm{V}_{\mathrm{OL}}$ requirement of $\mathrm{V}_{\text {REF2 }}$ side external devices (Temp $=25^{\circ} \mathrm{C}$, Assume the $\mathrm{V}_{\mathrm{IL}}$ of $\mathrm{V}_{\mathrm{REF} 1}$ side devices is $0.3 * \mathrm{~V}_{\text {REF1 }}$ ) |  |  |  |
| :---: | :---: | :---: | :---: |
| I_pass | $\leq 3 \mathrm{~mA}$ | 10 mA | 15 mA |
| 0.9 V | $\leq 0.15 \mathrm{~V}$ | $\leq 0.1 \mathrm{~V}$ | Not Recommended |
| 1.2 V | $\leq 0.2 \mathrm{~V}$ | $\leq 0.15 \mathrm{~V}$ | Not Recommended |
| 1.5 V | $\leq 0.3 \mathrm{~V}$ | $\leq 0.25 \mathrm{~V}$ | $\leq 0.2 \mathrm{~V}$ |
| 1.8 V | $\leq 0.4 \mathrm{~V}$ | $\leq 0.35 \mathrm{~V}$ | $\leq 0.3 \mathrm{~V}$ |

A Product Line of Diodes Incorporated

PI6ULS5V9306

## Pull-up resistors and minimum values

Sizing the pull-up resistor on an open-drain bus is specific to the individual application and is dependent on the following driver characteristics:

- The driver sink current
- The $\mathrm{V}_{\text {OL }}$ of driver
- The $\mathrm{V}_{\text {OL }}$ of the PI6ULS5V9306
- The $\mathrm{V}_{\text {IL }}$ of the driver
- Frequency of operation

The following tables can be used to estimate the pull-up resistor value in different use cases so that the minimum resistance for the pull-up resistor can be found.
Tables in bellow contain suggested minimum values of pull-up resistors for the PI6UILS5V9306 with typical voltage translation levels and drive currents.
The calculated values assume that both drive currents are the same.
$\mathrm{V}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{IL}}=0.1 * \mathrm{VCC}$ and accounts for a $5 \% \mathrm{VCC}$ tolerance of the supplies, $1 \%$ resistor values. It should be noted that the resistor chosen in the final application should be equal to or larger than the values shown in the table to ensure that the pass voltage is less than $10 \%$ of the VCC voltage, and the external driver should be able to sink the total current from both pull-up resistors.

Pull-up resistor minimum values, 3 mA driver sink current for PI6ULS5V9306

| A Side | B side |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1.5 V | 1.8 V | 2.5 V | 3.3 V | 5.0V |
| 0.9V | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=859 \Omega \\ & \mathrm{R}_{\mathrm{RPU} 2}=859 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=970 \Omega \\ & \mathrm{R}_{\mathrm{RPU} 2}=970 \Omega \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=896 \Omega \\ & \text { Or both } 1.23 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=1.19 \mathrm{k} \Omega \\ & \text { Or both } 1.53 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=1.82 \mathrm{k} \Omega \\ & \text { Or both } 2.16 \mathrm{k} \Omega \end{aligned}$ |
| 1.2 V |  | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=1.07 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{RPU} 2}=1.07 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=886 \Omega \\ & \text { Or both } 1.33 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R}_{\text {RPU } 1}=\text { none } \\ & \mathrm{R}_{\text {RPU } 2}=1.18 \mathrm{k} \Omega \\ & \text { Or both } 1.63 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=1.81 \mathrm{k} \Omega \\ & \text { Or both } 2.26 \mathrm{k} \Omega \end{aligned}$ |
| 1.5 V |  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=875 \Omega \\ & \text { Or both } 1.43 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R}_{\text {RPU } 1}=\text { none } \\ & \mathrm{R}_{\text {RPU } 2}=1.17 \mathrm{k} \Omega \\ & \text { Or both } 1.73 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R}_{\text {RPU } 1}=\text { none } \\ & \mathrm{R}_{\text {RPU } 2}=1.8 \mathrm{k} \Omega \\ & \text { Or both } 2.36 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |
| 1.8 V |  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=1.53 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{RPU} 2}=1.53 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=1.16 \mathrm{k} \Omega \\ & \text { Or both } 1.82 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=1.79 \mathrm{k} \Omega \\ & \text { Or both } 2.46 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |
| 2.5 V |  |  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=2.06 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{RPU} 2}=2.06 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=1.77 \mathrm{k} \Omega \\ & \text { Or both } 2.69 \mathrm{k} \Omega \end{aligned}$ |
| 3.3 V |  |  |  |  | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=1.74 \mathrm{k} \Omega \\ & \text { Or both } 2.96 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |

A Product Line of Diodes Incorporated

PI6ULS5V9306

Pull-up resistor minimum values, 10 mA driver sink current for PI6ULS5V9306

| A Side | B side |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1.5 V | 1.8 V | 2.5 V | 3.3 V | 5.0 V |
| 0.9V | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU1}}=258 \Omega \\ & \mathrm{R}_{\mathrm{RPU} 2}=258 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=291 \Omega \\ & \mathrm{R}_{\mathrm{RPU} 2}=291 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=269 \Omega \\ & \text { Or both } 369 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=358 \Omega \\ & \text { Or both } 458 \Omega \end{aligned}$ | $\begin{aligned} & \hline R_{\text {RPU } 1}=\text { none } \\ & R_{\text {RPU } 2}=546 \Omega \\ & \text { Or both } 646 \Omega \end{aligned}$ |
| 1.2 V |  | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=321 \Omega \\ & \mathrm{R}_{\mathrm{RPU} 2}=321 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=266 \Omega \\ & \text { Or both } 399 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=355 \Omega \\ & \text { Or both } 488 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU1}}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=543 \Omega \\ & \text { Or both } 677 \Omega \end{aligned}$ |
| 1.5 V |  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=263 \Omega \\ & \text { Or both } 429 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=352 \Omega \\ & \text { Or both } 518 \Omega \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=540 \Omega \\ & \text { Or both } 707 \Omega \end{aligned}$ |
| 1.8 V |  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=460 \Omega \\ & \mathrm{R}_{\mathrm{RPU} 2}=460 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=348 \Omega \end{aligned}$ <br> Or both $548 \Omega$ | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=537 \Omega \\ & \text { Or both } 737 \Omega \end{aligned}$ |
| 2.5 V |  |  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=619 \Omega \\ & \mathrm{R}_{\mathrm{RPU} 2}=619 \Omega \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{RPU1}}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=521 \Omega \\ & \text { Or both } 808 \Omega \end{aligned}$ |
| 3.3 V |  |  |  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU1}}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=522 \Omega \\ & \text { Or both } 889 \Omega \end{aligned}$ |

Pull-up resistor minimum values, 15 mA driver sink current for PI6ULS5V9306

| A Side | B side |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1.5 V | 1.8V | 2.5 V | 3.3V | 5.0V |
| 0.9V | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=172 \Omega \\ & \mathrm{R}_{\mathrm{RPU} 2}=172 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=194 \Omega \\ & \mathrm{R}_{\mathrm{RPU} 2}=194 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=179 \Omega \\ & \text { Or both } 246 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=238 \Omega \end{aligned}$ <br> Or both $305 \Omega$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=364 \Omega \end{aligned}$ <br> Or both $431 \Omega$ |
| 1.2 V |  | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=214 \Omega \\ & \mathrm{R}_{\mathrm{RPU} 2}=214 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=177 \Omega \\ & \text { Or both } 266 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=236 \Omega \\ & \text { Or both } 325 \Omega \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=362 \Omega \\ & \text { Or both } 451 \Omega \end{aligned}$ |
| 1.5 V |  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=175 \Omega \\ & \text { Or both } 286 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=234 \Omega \\ & \text { Or both } 345 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=360 \Omega \\ & \text { Or both } 471 \Omega \end{aligned}$ |
| 1.8 V |  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=306 \Omega \\ & \mathrm{R}_{\mathrm{RPU} 2}=306 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=232 \Omega \\ & \text { Or both } 366 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=358 \Omega \\ & \text { Or both } 492 \Omega \end{aligned}$ |
| 2.5 V |  |  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU1}}=413 \Omega \\ & \mathrm{R}_{\mathrm{RPU} 2}=413 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=354 \Omega \\ & \text { Or both } 539 \Omega \end{aligned}$ |
| 3.3 V |  |  |  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{RPU} 1}=\text { none } \\ & \mathrm{R}_{\mathrm{RPU} 2}=348 \Omega \\ & \text { Or both } 593 \Omega \end{aligned}$ |

A Product Line of Diodes Incorporated
(4) PERICOM

## Max Frequency Application

The maximum frequency is limited by the minimum pulse width LOW and HIGH as well as rise time and fall time.

$$
f(\max )=\frac{1}{\mathrm{tLOW}(\min )+\mathrm{tHIGH}(\min )+\operatorname{tr}(\text { actual })+\mathrm{tf}(\text { actual })}
$$



The rise and fall times are dependent upon translation voltages, the drive strength, the total node capacitance (CL) and the pullup resistors (RPU) that are present on the bus. The node capacitance is the addition of the PCB trace capacitance and the device capacitance that exists on the bus.

Because of the dependency of the external components, PCB layout and the different device operating states the calculation of rise and fall times is complex and has several inflection points along the curve.

The main component of the rise and fall times is the RC time constant of the bus line when the device is in its two primary operating states: when device is in the ON state and it is low-impedance, the other is when the device is OFF isolating the A-side from the B-side.

There are some basic guidelines to follow that will help maximize the performance of the device:

- Keep trace length to a minimum by placing the PI6ULS5V9306 close to the processor.
- The signal round trip time on trace should be shorter than the rise or fall time of signal to reduce reflections.
- The faster the edge of the signal, the higher the chance for ringing.
- The higher drive strength controlled by the pull-up resistor (up to 15 mA ), the higher the frequency the device can use.

The system designer must design the pull-up resistor value based on external current drive strength and limit the node capacitance (minimize the wire, stub, connector and trace length) to get the desired operation frequency result.

Mechanical Information
TDFN2x3-8(ZE)


Recommended Land pattern for TDFN2x3-8L


Note:
All linear dimensions are in millimeters

PI6ULS5V9306

MSOP-8(U)


## SOIC-8(W)



A Product Line of Diodes Incorporated

UQFN-8 (XT)


Note: For latest package info, please check: http://www.pericom.com/support/packaging/packaging-mechanicals-and-thermal-characteristics/
Ordering Information

| Part No. | Package Code | Package |
| :---: | :---: | :---: |
| PI6ULS5V9306ZEEX | ZE | Lead free and Green TDFN2x3-8L,Tape \& Reel |
| PI6ULS5V9306UE | U | Lead free and Green MSOP-8L |
| PI6ULS5V9306UEX | U | Lead free and Green MSOP-8L,Tape \& Reel |
| PI6ULS5V9306WE | W | 8-Pin,150 mil Wide SOIC |
| PI6ULS5V9306WEX | W | 8-Pin,150 mil Wide SOIC, Tape \& Reel |
| PI6ULS5V9306XTEX | XT | 8-pin UDFN 1.6x1.6, Tape \& Reel |

## Note:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- $\mathrm{E}=\mathrm{Pb}$-free and Green
- Adding X Suffix= Tape/Reel

