

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China












### **16-Bit Transparent D-Type Latch** with 3-STATE Outputs

#### **Product Features**

- PI74ALVTC family is designed for low voltage operation,  $V_{DD} = 1.8V \text{ to } 3.6V$
- Supports Live Insertion
- 3.6V I/O Tolerant Inputs and Outputs
- **Bus Hold**
- High Drive, -32/64mA @ 3.3V
- Uses patented noise reduction circuitry
- Power-off high impedance inputs and outputs
- Industrial operation at -40°C to +85°C
- Packages available:
  - -48-pin 240 mil wide plastic TSSOP(A)
  - -48-pin 173 mil wide plastic TVSOP(K)
  - -48-pin 300 mil wide plastic SSOP (V)

### Logic Block Diagram



### **Product Description**

Pericom Semiconductor's PI74ALVTC series of logic circuits are produced in the Company's advanced 0.35 micron CMOS technology, achieving industry leading speed.

The PI74ALVTC16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the Latch Enable (LE) input is HIGH, the Q outputs follow the (D) inputs. When LE is taken LOW, the Q outputs are latched at the levels set up at the D inputs.

A buffered Output Enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state in which the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without an interface or pullup components. OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the ouputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to Vdd through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The family offers both I/O Tolerant, which allows it to operate in mixed 1.8/3.6V systems, and "Bus Hold," which retains the data input's last state whenever the data input goes to high-impedance, preventing "floating" inputs and eliminating the need for pullup/ down resistors.

PS8355A 11/23/98


1



### **Product Pin Description**

Pin Name	e Description			
ŌĒ	Output Enable Input (Active LOW)			
LE	LE Latch Enable (Active HIGH)			
Dx	Data Inputs			
Qx	3-State Outputs			
GND	Ground			
Vcc	Power			

### **Product Pin Configuration**



### Truth Table(1)

	Inputs <sup>(1)</sup>	Outputs <sup>(1)</sup>	
ŌE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	X	Qo
Н	X	X	Z

### Note:

2

- 1. H = High Signal Level
  - L = Low Signal Level
  - X = Don't Care or Irrelevant
  - Z = High Impedance



### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

	Supply Voltage Range, VDD
ı	
I	DC Output Diode Current (Iok)
I	Vo<0V50mA
I	Vo>VDD ±50mA
I	DC Output Source/Sink Current (IOH/IOL)64/128mA
I	DC VDD or GND Current per Supply Pin (Icc or GND) ±100mA
	Storage Temperature Range, T <sub>stg</sub> 65°C to150°C

### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **Recommended Operating Conditions<sup>2</sup>**

			Min.	Max.	Units
Von	Cumple valte co	Operating	1.8	3.6	
$V_{ m DD}$	Supply voltage	Data Retention Only	1.2	3.6	
V <sub>IH</sub>	High-level input voltage	$V_{DD} = 2.7V \text{ to } 3.6V$	2.0		
$V_{\rm IL}$	Low-level input voltage	$V_{DD} = 2.7V \text{ to } 3.6V$		0.8	V
V <sub>I</sub>	Input voltage	-0.3	3.6		
17	Outrout via Ita ca	Active State	0	$V_{DD}$	
$V_{O}$	Output voltage	Off State	0	3.6	
	Output current in I <sub>OH</sub> /I <sub>OL</sub>	$V_{DD} = 3.0 \text{V to } 3.6 \text{V}$ $V_{DD} = 3.0 \text{V to } 3.6 \text{V}$ $V_{DD} = 2.3 \text{V to } 2.7 \text{V}$ $V_{DD} = 1.8 \text{V}$		-32/64 ±24 ±18 ±6	mA
$\Delta t/\Delta v$	$\Delta t/\Delta v$ Input transistion rise or fall rate <sup>(3)</sup>			10	ns/V
$T_A$	Operating free-air temperature		-40	85	С

#### **Notes**

- 1. Absolute maximum of I<sub>0</sub> must be observed.
- 2. Unused control inputs must be held HIGH or LOW to prevent them from floating.
- 3 As measured between 0.8V and 2.0V,  $V_{DD} = 3.0V$ .



# **Electrical Characteristics over Recommended Operating Free-Air Temperature Range** (unless otherwise noted)

### DC Characteristics $(2.7V < V_{DD} \le 3.6V)$

	Parameter	Conditions	$\mathbf{V}_{\text{DD}}$	Min.	Тур.	Max.	Units
$V_{\mathrm{IH}}$	HIGH Level Input Voltage			2.0			
$V_{\rm IL}$	LOW Level Input Voltage		2.7 - 3.6			0.8	
		$I_{OH} = -100 \mu A$		V <sub>DD</sub> - 0.2			
		$I_{OH} = -12mA$	2.7	2.2			
$V_{\mathrm{OH}}$	HIGH Level Output Voltage	$I_{OH} = -18\text{mA}$		2.4			
		$I_{OH} = -24$ mA	3.0	2.2			
		$I_{OH} = -32 \text{mA}$		2.0			V
		$I_{OL} = 100 \mu A$	2.7 - 3.6			0.2	
		$I_{OL} = 12 \text{mA}$	2.7			0.4	
17	V <sub>OL</sub> LOW Level Output Voltage	$I_{\rm OL} = 18 \text{mA}$				0.4	-
VOL		$I_{OL} = 24 \text{mA}$	3.0			0.45	
		$I_{OL} = 32 \text{mA}$				0.5	
		$I_{OL} = 64 \text{mA}$				0.55	
$I_{\rm I}$	Input Leakage Current	$V_{I} = V_{DD}$ , or GND	3.6			±5.0	
$I_{OZ}$	3-STATE Output Leakage	$V_{\rm O} = 3.6 V$	2.7			±10	μΑ
I <sub>OFF</sub>	Power-OFF Leakage Current	$V_{\rm I}$ or $V_{\rm O} \le 3.6 \rm V$	0			10	
$I_{ODL}$	Output Current Low	$V_{IN} = V_{IH} \text{ or } V_{IL}, V_0 = 1.5V^{(1)}$	2.6	150		334	
$I_{\text{ODH}}$	Output Current High	$V_{IN} = V_{IH} \text{ or } V_{IL}, V_0 = 1.5V^{(1)}$	3.6	-58		-114	mA
		$V_I = 0.8V$	3.0	75			
$I_{HOLD}$	Bus Hold Current A or B Outputs	$V_I = 2.0V$	3.0	-75			1
		$V_I = 0$ to 3.6V	3.6			±500	
T	Onice and Samuel Comment	$V_{I} = V_{DD}$ or GND				50	μΑ
$I_{DD}$	Quiescent Supply Current	$V_{DD} \le (V_I, V_O) \le 3.6V$	2.7 - 3.6			±50	
$\Delta I_{DD}$	Increase in $I_{\mathrm{DD}}$ per input	$V_{IH} = V_{DD}$ -0.6V, Other inputs at $V_{DD}$ or Gnd	2.7 3.0			400	

### Notes

1. Duration of test must not exceed 1 second with only 1 output tested at a time.



### **Electrical Characteristics over Recommended Operating Free-Air Temperature Range**

(unless otherwise noted) (continued from previous page)

### DC Characteristics $(2.3V \le V_{DD} \le 2.7V)$

Description	Parameters	Conditions	V <sub>DD</sub>	Min.	Тур.	Max.	Units
$V_{\mathrm{IH}}$	HIGH Level Input Voltage			1.6			
$V_{\rm IL}$	LOW Level Input Voltage		2.3 - 2.7			0.7	
		$I_{OH} = -100 \mu A$	2.3 - 2.7	V <sub>DD</sub> - 0.2			
$V_{\mathrm{OH}}$	HIGH Level Output Voltage	$I_{OH} = -12 \text{mA}$	2.2	1.8			
		$I_{OH}$ = -18mA	2.3	1.7			V
			2.3 - 2.7			0.2	
3.7	LOWI TO A AVE	$I_{\rm OL} = 12 {\rm mA}$				0.4	
$V_{\mathrm{OL}}$	V <sub>OL</sub> LOW Level Output Voltage	$I_{\rm OL} = 18 {\rm mA}$	2.3			0.5	
		$I_{\rm OL} = 24 {\rm mA}$				0.55	
$I_{\rm I}$	Input Leakage Current	$V_{\rm I} = V_{\rm DD}$ or GND	2.7			±5.0	
$I_{OZ}$	3-STATE Output Leakage	$V_{\rm O} = 3.6 V$	2.3			±10	μΑ
$I_{OFF}$	Power-OFF Leakage Current	$V_{\rm I}$ or $V_{\rm O} \le 3.6 \rm V$	0			10	
$I_{ODL}$	Output Current Low	$V_{IN} = V_{IH} \text{ or } V_{IL}, V_O = 1.5V^{(2)}$	2.7	110		264	
$I_{\mathrm{ODH}}$	Output Current High	$V_{IN} = V_{IH} \text{ or } V_{IL}, V_O = 1.5V^{(2)}$	2.7	-30		-60	mA
<b>1</b> (1)	Bus Hold Current	$V_I = 0.7V$	2.5		90		
I <sub>HOLD</sub> <sup>(1)</sup> Bus Hold Current A or B Outputs	A or B Outputs	$V_I = 1.7V$	2.5		-90		
	0: 45 10	$V_{\rm I} = V_{\rm DD}$ or GND				40	μΑ
$I_{\mathrm{DD}}$	Quiescent Supply Current	$V_{DD} \le (V_{I}, V_{O}) \le 3.6V$	2.3 - 2.7			±40	μιι
$\Delta I_{DD}$	Increase in I <sub>DD</sub> per input	$V_{IH} = V_{DD}$ -0.6V, Inputs at $V_{DD}$ or Gnd				400	

5

### **Notes:**

- 1. Not Guaranteed
- 2. Duration of test must not exceed 1 second with only 1 output tested at a time.

PS8355A 11/23/98



### **Electrical Characteristics over Recommended Operating Free-Air Temperature Range**

(unless otherwise noted) (continued from previous page)

### DC Characteristics $(1.8V \le V_{DD} \le 2.3V)$

Description	Parameters	Conditions	$V_{DD}$	Min.	Тур.	Max.	Units
$V_{\mathrm{IH}}$	HIGH Level Input Voltage		1.8 - 2.3	0.7 x V <sub>DD</sub>			
V <sub>IL</sub>	LOW Level Input Voltage		1.8 - 2.3			0.2 x V <sub>DD</sub>	
17	HICH I and Order Walks as	$I_{OH} = -100 \mu A$		V <sub>DD</sub> -0.2			* 7
$V_{\mathrm{OH}}$	HIGH Level Output Voltage	$I_{OH} = -6 \text{mA}$	1.8	1.4			V
V	LOW Lovel Output Voltage	$I_{OL} = 100 \mu A$				0.2	
$V_{ m OL}$	LOW Level Output Voltage	$I_{OL} = 6mA$				0.3	
I <sub>I</sub>	Input Leakage Current	$V_I = V_{DD}$ or GND	2.3			±5.0	
$I_{OZ}$	3-State Output Leakage	$V_O = 3.6V$	1.8			±10	μΑ
$I_{\mathrm{OFF}}$	Power-OFF Leakage Current	$V_I = V_O \le 3.6V$	0			10	
$I_{\mathrm{ODL}}$	Output Current Low	$V_{IN} = V_{IH} \text{ or } V_{IL}, V_O = 0.9V^{(2)}$	1.8	50		137	mA
$I_{\mathrm{ODH}}$	Output Current High	$V_{IN} = V_{IH}$ or $V_{IL}$ , $V_O = 0.9V^{(2)}$	1.8	-14		-34	IIIA
ı (1)	Bus Hold Current	$V_{I} = 0.4$			50		
$I_{HOLD}^{(1)}$	A or B Outputs	$V_{I} = 1.3$			-50		
Ţ	Ovings ant Symaky Cymnast	$V_I = V_{DD}$ or GND	1.8			20	μΑ
$I_{ m DD}$	Quiescent Supply Current	$V_{DD} \le (V_I, V_O) \le 3.6V$				±20	μ. ι
$\Delta I_{ m DD}$	Increase in I <sub>DD</sub> per input	$\begin{aligned} V_I &= V_{DD} 06V, \\ \text{Other inputs at } V_{DD} \text{ or Gnd} \end{aligned}$				400	

6

### **Notes:**

- 1. Not Guaranteed
- 2. Duration of test must not exceed 1 second with only 1 output tested at a time.



### **AC Electrical Characteristics**

	$T_A = -40$ °C to +85°C, $C_L = 50$ pF, $R_L = 500$ Ω							
		V <sub>DD</sub> = ±0			= 2.5V .2V	V <sub>DD</sub> =	= 1.8V	Units
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PLH</sub> , t <sub>PHL</sub>	Prop Delay, D to Q	0.5	2.5	1.0	3.2	1.5	4.0	
t <sub>PLH</sub> , t <sub>PHL</sub>	Prop Delay, LE to Q	1.0	3.1	1.5	4.2	2.0	4.5	
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	1.0	3.1	1.5	4.7	2.0	4.5	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	1.5	3.7	1.5	3.5	2.0	5.0	
t <sub>OSHL</sub> t <sub>OSLH</sub>	Output to Output Skew <sup>(1)</sup>		0.5		0.5		0.5	

### Note

1. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH or LOW ( $t_{OSHL}$ ) or LOW to HIGH ( $t_{OSLH}$ ).

### **AC Setup Requirements**

			$T_{A}$ =-40°C to +85°C, $C_{L}$ =50pF, $R_{L}$ = 500 $\Omega$					
Symbol	Parameter	$V_{DD} = 3.3$	$V \pm 0.3V$	$V_{DD} = 2.5$	$V \pm 0.2V$	V <sub>DD</sub> :	=1.8V	
		Min.	Тур.	Min.	Тур.	Min.	Тур.	Units
$t_{\mathrm{SU}}$	Setup Time, D to LE	0.5		0		0		
t <sub>H</sub>	Hold Time, D to LE	0.8		0.5		1.0		ns
t <sub>W</sub>	LE Pulse Width, High	1.5		1.5		1.5		

### Capacitance

Symbol	Parameter	Conditions	T <sub>A</sub> = +25°C Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{DD} = 1.8, 2.5 V \text{ or } 3.3 V, V_I = 0 V \text{ or } V_{DD}$	6	
C <sub>OUT</sub>	Output Capacitance	$V_I = 0V \text{ or } V_{DD}, V_{DD} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{I} = 0V \text{ or } V_{DD}, F = 10 \text{ MHz}$ $V_{DD} = 1.8V, 2.5V \text{ or } 3.3V$	20	, F-


7

PS8355A 11/23/98




### **Test Circuits and Switching Waveforms**

#### Parameter Measurement Information (VDD = 1.8V - 3.6V)



### Setup, Hold, and Release Timing




#### **Notes:**

- A. CL includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.
  - Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Zo = 50 $\Omega$ ,  $t_r \leq 2$ ns,  $t_f \leq 2$ ns, *measured from 10% to 90%, unless otherwise specified.*
- D. The outputs are measured one at a time with one transition per measurement.


#### **Switch Position**

Test	S1
<b>t</b> pd	Open
$t_{\text{PLZ}}/t_{\text{PZL}}$	2 x V <sub>DD</sub>
$t_{\text{PHZ}}/t_{\text{PZH}}$	GND


### **Pulse Width**



### **Propagation Delay**



### **Enable Disable Timing**



### **Pericom Semiconductor Corporation**

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com