



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Fast CMOS Octal D Flip-Flop with Master Reset

Features


- Pin compatible with bipolar FAST™ Series at a higher speed and lower power consumption
- TTL input and output levels
- Low ground bounce outputs
- Extremely low static power
- Hysteresis on all inputs
- Industrial operating temperature range: -40°C to +85°C
- Packaging (Pb-free & Green available):
 - 20-pin 173-mil wide plastic TSSOP (L)
 - 20-pin 150-mil wide plastic QSOP (Q)
 - 20-pin 300-mil wide plastic SOIC (S)

Description

Pericom Semiconductor's PI74FCT273T is a 8-bit wide octal designed with eight edge-triggered D-type flip-flops with individual D inputs and O outputs. The common buffered Clock (CP) and Master Reset (\overline{MR}) load and resets (clear) all flip-flops simultaneously. The register is fully edge-triggered. The D input state, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the \overline{MR} input.

Device models available upon request.

Block Diagram



Pin Configuration

\overline{MR}	1	20	Vcc
O0	2	19	O7
D0	3	18	D7
D1	4	17	D6
O1	5	16	O6
O2	6	15	O5
D2	7	14	D5
D3	8	13	D4
O3	9	12	O4
GND	10	11	CP

Pin Description

Pin Name	Description
\overline{MR}	Master Reset (Active LOW)
CP	Clock Pulse Input (Active Rising Edge)
D0-D7	Data Inputs
O0-O7	Data Outputs
GND	Ground
VCC	Power

Truth Table⁽¹⁾

Mode	Inputs			Outputs
	\overline{MR}	CP	DN	
Reset (Clear)	L	X	X	L
Load "1"	H	↑	h	H
Load "0"	H	↑	l	L

1. H = High Voltage Level
h = High Voltage Level one setup time prior to the LOW-to-HIGH Clock transition
- L = Low Voltage Level
- 1 = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
- X = Don't Care
- ↑ = LOW-to-HIGH Clock Transition

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only)	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) ..	-0.5V to +7.0V
DC Input Voltage	-0.5V to +7.0V
DC Output Current	120 mA
Power Dissipation	0.5W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, TA = -40°C to +85°C, VCC = 5.0V ± 5%)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} =Min., V _{IN} =V _{IH} or V _{IL}	I _{OH} =-15.0mA	2.4	3.0		V
V _{OL}	Output LOW Current	V _{CC} =Min., V _{IN} =V _{IH} or V _{IL}	I _{OL} =64mA		0.3	0.55	V
V _{OL}	Output LOW Current	V _{CC} =Min., V _{IN} =V _{IH} or V _{IL}	I _{OL} =12mA		0.3	0.50	V
V _{IH}	Input HIGH Voltage	Guaranteed Logic HIGH Level			2.0		V
V _{IL}	Input LOW Voltage	Guaranteed Logic LOW Level				0.8	V
I _{IH}	Input HIGH Current	V _{CC} =Max.	V _{IN} =V _{CC}			1	µA
I _{IL}	Input LOW Current	V _{CC} =Max.	V _{IN} =GND			-1	µA
I _{OZH}	High Impedance	V _{CC} =MAX.	V _{OUT} =2.7V			1	µA
I _{OZL}	Output Current		V _{OUT} =0.5V			-1	µA
V _{IK}	Clamp Diode Voltage	V _{CC} =Min., I _{IN} =-18mA			-0.7	-1.2	V
I _{OFF}	Power Down Disable	V _{CC} =GND, V _{OUT} =4.5V				100	µA
I _{OS}	Short Circuit Current	V _{CC} =Max. ⁽³⁾ , V _{OUT} =GND			-60	-120	mA
V _H	Input Hysteresis					200	mV

Notes:

- For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

Capacitance (TA=25°C, f=1 MHz)

Parameters ⁽¹⁾	Description	Test Conditions	Typ	Max.	Units
C _{IN}	Input Capacitance	V _{IN} =0V	6	10	pF
C _{OUT}	Output Capacitance	V _{OUT} =0V	8	12	pF

Notes:

- This parameter is determined by device characterization but is not production tested.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max.	V _{IN} = GND or V _{CC}		0.1	500	μA
ΔI _{CC}	Supply Current per per Input @ TTL HIGH	V _{CC} = Max.	V _{IN} = 3.4V ⁽³⁾		0.5	2.0	mA
I _{CCD}	Supply Current per Input per MHx ⁽⁴⁾	V _{CC} = Max., Outputs Open MR = V _{CC} , One Input Toggling 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND		0.15	0.25	mA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max., Outputs Open f _{CP} = 10 MHz, 50% Duty Cycle MR = V _{CC} , 50% Duty Cycle One Bit toggling at f _i = 5 MHz	V _{IN} = V _{CC} V _{IN} = GND		1.5	3.5 ⁽⁵⁾	mA
			V _{IN} = 3.4V V _{IN} = GND		2.0	3.5 ⁽⁵⁾	
		V _{CC} = Max., Outputs Open f _{CP} = 10 MHz, 50% Duty Cycle MR = V _{CC} , 50% Duty Cycle Eight Bits toggling at f _i = 2.5 MHz, 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND		3.8	7.3 ⁽⁵⁾	
			V _{IN} = 3.4V V _{IN} = GND		6.0	16.3 ⁽⁵⁾	

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.

2. Typical values are at V_{CC} = 5.0V, +25°C ambient.

3. Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

6. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP}/2 + f_i N_i)$$

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Input Frequency

N_I = Number of Inputs at f_i

All currents are in milliamps and all frequencies are in megahertz.


Switching Characteristics over Operating Range


Parameters	Description	Conditions	273T		273AT		273CT		Unit	
			Com.		Com.		Com.			
			Min	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay ⁽¹⁾ CP to On	C _L =50pF R _L =500Ω	2.0	13.0	2.0	7.2	2.0	5.8	ns	
t _{PHL}	Propagation Delay ⁽¹⁾ MR to On		2.0	13.0	2.0	7.2	2.0	6.1	ns	
t _{SU}	Setup Time, HIGH or LOW Dn to CP		3.0		2.0		2.0		ns	
t _H	Hold Time, HIGH or LOW Dn to CP		2.0		1.5		1.5		ns	
t _W	CP Pulse Width ⁽²⁾ HIGH or LOW		7.0		6.0		6.0		ns	
t _W	MR Pulse Width ⁽²⁾ LOW		7.0		6.0		6.0		ns	
t _{REM}	Recovery Time MR to CP ⁽²⁾		4.0		2.0		2.0		ns	





Notes:

1. Minimum limits are guaranteed but not tested on Propagation Delays.
2. This parameter guaranteed but not production tested.

Packaging Mechanical: 20-pin SOIC (S)



Packaging Mechanical: 20-Pin TSSOP (L)


Packaging Mechanical: 20-pin QSOP (Q)


[X.XX] DENOTES DIMENSIONS
[X.XX] IN MILLIMETERS

Note:

- 1) Controlling dimensions in inches.
- 2) Ref: JEDEC MO-137B/AD
- 3) Dimensions do not include mold flash, protrusions or gate burrs

DOCUMENT CONTROL NO.
PD - 1202

REVISION: H
DATE: 10/22/07



Pericom Semiconductor Corporation
3545 N. 1st Street, San Jose, CA 95134
1-800-435-2335 • www.pericom.com

DESCRIPTION: 20-Pin, 150-Mil Wide, QSOP

PACKAGE CODE: Q

Ordering Information

Ordering Code	Package Code	Speed Grade	Package Type
PI74FCT273TQ	Q	Blank	20-pin QSOP
PI74FCT273TSE	S	Blank	Pb-free & Green, 20-pin SOIC
PI74FCT273ATL	L	A	20-pin TSSOP
PI74FCT273ATS	S	A	20-pin SOIC
PI74FCT273ATSE	S	A	Pb-free & Green, 20-pin SOIC
PI74FCT273ATQ	Q	A	20-pin QSOP

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free & Green
- Adding an X suffix = Tape/Reel


Part Marking Information

Pericom's standard product mark follows our standard part number ordering information, except for those products with a speed letter code. For marking purposes, the speed letter code mark is placed after the package code letter, rather than after the device number as it is ordered.

Although all products are marked immediately after assembly to assure material traceability, Pericom does not usually mark the speed code at that time. After electrical test screening and speed binning have been completed, we then perform an "add mark" operation which places the speed code letter at the end of the complete part number.

Please refer to the example shown below:

- Part Number as ordered: PI74FCT245ATQ
- Example of Part Number as marked:



Notes:

- 1) 8-pin DIP, 8-pin SOIC, 8-pin TSSOP, 14-pin SOIC, 16-pin QSOP, SC70, MSOP, and SOT23 packages are not marked with the Pericom logo due to space limitations on the package.