imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



PI7C8148A 2-Port PCI-to-PCI Bridge REVISION 1.04



3545 North First Street, San Jose, CA 95134 Telephone: 1-877-PERICOM, (1-877-737-4266) Fax: 408-435-1100 Email: <u>solutions@pericom.com</u> Internet: <u>http://www.pericom.com</u>



LIFE SUPPORT POLICY

Pericom Semiconductor Corporation's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of PSC.

- 1) Life support devices or system are devices or systems which:
 - a) Are intended for surgical implant into the body or
 - b) Support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2) A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Pericom Semiconductor Corporation reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom Semiconductor does not assume any responsibility for use of any circuitry described other than the circuitry embodied in a Pericom Semiconductor product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Pericom Semiconductor Corporation.

All other trademarks are of their respective companies.



REVISION HISTORY

DATE	REVISION NUMBER	DESCRIPTION
11-13-2003	0.01	First Draft of Datasheet
03-25-2004	0.02	First release of preliminary datasheet
04-26-2004	0.03	Revisions/changes to GPIO and EEPROM references
05-10-2004	1.00	Revisions to EEPROM references
		Revisions to ordering information, correction to package codes
05-17-2004	1.01	Further modifications to EEPROM information
05-19-2004	1.02	Changed type for "Data Select" in 15.2.41 from RO to RW
06-11-2004	1.03	Added power consumptions data in section 16.6
		Added T _{DELAY} data in sections 16.4 and 16.5
06-14-2004	1.04	Revised descriptions in sections 15.2.39, 15.2.47, and 15.2.48.
		Added VPD register descriptions (section 15.2.50 – 15.2.53)



PI7C8148A 2-PORT PCI-TO-PCI BRIDGE ADVANCE INFORMATION

This page intentionally left blank.



TABLE OF CONTENTS

1	SIGNA	L DEFINITIONS	13
	1.1 SIC	SNAL TYPES	13
		SNALS	
	1.2.1	PRIMARY BUS INTERFACE SIGNALS	
	1.2.2	SECONDARY BUS INTERFACE SIGNALS	
	1.2.3	CLOCK SIGNALS	
	1.2.4	MISCELLANEOUS SIGNALS	
	1.2.5	GENERAL PURPOSE I/O INTERFACE SIGNALS	17
	1.2.6	POWER AND GROUND	17
	1.3 PIN	I LIST – 160-PIN LFBGA	18
2	PCI BU	S OPERATION	19
	2.1 TY	PES OF TRANSACTIONS	19
		IGLE ADDRESS PHASE	
	2.3 DE	VICE SELECT (DEVSEL#) GENERATION	20
		TA PHASE	
		RITE TRANSACTIONS	
	2.5.1	MEMORY WRITE TRANSACTIONS	
	2.5.2	MEMORY WRITE AND INVALIDATE	
	2.5.3	DELAYED WRITE TRANSACTIONS	
	2.5.4	WRITE TRANSACTION BOUNDARIES	23
	2.5.5	BUFFERING MULTIPLE WRITE TRANSACTIONS	23
	2.5.6	FAST BACK-TO-BACK TRANSACTIONS	23
	2.6 RE	AD TRANSACTIONS	24
	2.6.1	PREFETCHABLE READ TRANSACTIONS	
	2.6.2	DYNAMIC PREFETCHING CONTROL	
	2.6.3	NON-PREFETCHABLE READ TRANSACTIONS	
	2.6.4	READ PREFETCH ADDRESS BOUNDARIES	
	2.6.5	DELAYED READ REQUESTS	25
	2.6.6	DELAYED READ COMPLETION WITH TARGET	
	2.6.7	DELAYED READ COMPLETION ON INITIATOR BUS	
	2.6.8	FAST BACK-TO-BACK READ TRANSACTIONS	
		NFIGURATION TRANSACTIONS	
	2.7.1	TYPE 0 ACCESS TO PI7C8148A	
	2.7.2	TYPE 1 TO TYPE 0 CONVERSION	
	2.7.3	TYPE 1 TO TYPE 1 FORWARDING	
	2.7.4	SPECIAL CYCLES	
		ANSACTION TERMINATION MASTER TERMINATION INITIATED BY PI7C8148A	
	2.8.1	MASTER TERMINATION INITIATED BY P1/C8148A MASTER ABORT RECEIVED BY P17C8148A	
	2.8.2	TARGET TERMINATION RECEIVED BY PI7C8148A	
	2.8.3 2.8.4	TARGET TERMINATION RECEIVED BY PI/C8148A TARGET TERMINATION INITIATED BY PI/C8148A	
3	ADDRE	CSS DECODING	
		DRESS RANGES	
		ADDRESS DECODING	
	3.2.1	I/O BASE AND LIMIT ADDRESS REGISTER	
	3.2.2	ISA MODE	
		MORY ADDRESS DECODING	
	3.3.1	MEMORY-MAPPED I/O BASE AND LIMIT ADDRESS REGISTERS	
	3.3.2	PREFETCHABLE MEMORY BASE AND LIMIT ADDRESS REGISTERS	



3.4.1 VGA SNOOP MODE 40 3.4.2 VGA SNOOP MODE 40 4.1 TRANSACTION ORDERING 41 4.1 TRANSACTION ORDERING GUIDELINES 41 4.2 GENERAL ORDERING GUIDELINES 42 4.3 ORDERING RULES 43 4.4 DATA SYNCHRONIZATION 44 5 ERROR HANDLING 44 5.1 ADDRESS PARITY ERRORS 44 5.2.1 CONFIGURATION WRITE TRANSACTIONS TO CONFIGURATION SPACE 45 5.2.1 CONFIGURATION WRITE TRANSACTIONS 46 5.2.2 READ TRANSACTIONS 46 5.2.3 DELAYED WRITE TRANSACTIONS 47 5.2.4 POSTED WRITE TRANSACTIONS 48 5.3 DATA PARITY ERROR REPORTING SUMMARY 49 5.4 SYSTEM ERROR (SERRE) REPORTING SUMMARY 49 5.4 SYSTEM REROR (SERRE) REPORTING SUMMARY 49 5.4 SYSTEM REROR (SERRE) REPORTING SUMMARY 49 5.4 SYSTEM REROR (SERRE) REPORTING SUMMARY 53 6.1 PRIMARY PCI BUS ARBITRATION 53 6.2			VGA SUPPORT	
4 TRANSACTION ORDERING 41 4.1 TRANSACTIONS GOVERNED BY ORDERING RULES 41 4.2 GENERAL ORDERING GUIDELINES 42 4.3 ORDERING RULES 43 4.4 DATA SYNCHRONIZATION 44 5 ERROR HANDLING 44 5.1 ADDRESS PARITY ERRORS 44 5.2 DELAYED WRITE TRANSACTIONS TO CONFIGURATION SPACE 45 5.2.1 CONFIGURATION WHITE TRANSACTIONS 46 5.2.2 READ TRANSACTIONS 46 5.2.3 DELAYED WRITE TRANSACTIONS 46 5.2.4 POSTED WRITE TRANSACTIONS 46 5.3 DATA PARITY ERROR REPORTING SUMMARY 49 5.4 SYSTEM ERROR (SERR) REPORTING 52 6 PCI BUS ARBITRATION 53 6.1 PRIMARY PCI BUS ARBITRATION 53 6.2.1 PREMPTION 53 6.2 BUS PARKING 54 7 CLOCKS 54 7.1 PRIMARY PCI BUS ARBITRATION 53 6.2.1 PREMPTION 54 7.2 SECO		3.4.1		
4.1 TRANSACTIONS GOVERNED BY ORDERING RULES 41 4.2 GENERAL ORDERING GUIDELINES 42 4.3 ORDERING RULES 43 4.4 DATA SYNCHRONIZATION 44 5 ERROR HANDLING 44 5.1 ADDRESS PARITY ERRORS 44 5.2 DATA PARITY ERRORS 44 5.2.1 CONFIGURATION WRITE TRANSACTIONS TO CONFIGURATION SPACE 45 5.2.2 READ TRANSACTIONS 46 5.2.3 DELAYED WRITE TRANSACTIONS 46 5.2.4 POSTED WRITE TRANSACTIONS 46 5.3 DATA PARITY ERROR REPORTING SUMMARY 49 5.3 DATA PARITY ERROR REPORTING SUMMARY 49 5.4 SYSTEM ERROR (SERRE, REPORTING 53 6.1 PRIMARY PCI BUS ARBITRATION 53 6.2 SECONDARY PCI BUS ARBITRATION 53 6.2.1 PREEMPTON 53 6.2.2 BUS PARKING 54 7 CLOCKS 54 7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK OUTPUTS 54				
42 GENERAL ORDERING GUIDELINES 42 4.3 ORDERING RULES 43 4.4 DATA SYNCHRONIZATION 44 5 ERROR HANDLING 44 5.1 ADDRESS PARTIY ERRORS 44 5.2.1 CONFIGURATION WHITE TRANSACTIONS TO CONFIGURATION SPACE 45 5.2.2 READ TRANSACTIONS 45 5.2.3 DELAYED WRITE TRANSACTIONS 46 5.2.4 POSTED WRITE TRANSACTIONS 46 5.2.5 DELAYED WRITE TRANSACTIONS 46 5.2.4 POSTED WRITE TRANSACTIONS 46 5.2.4 POSTED WRITE TRANSACTIONS 46 5.2.5 DELAYED WRITE TRANSACTIONS 46 5.2.4 POSTED WRITE TRANSACTIONS 46 5.2.4 POSTED WRITE TRANSACTIONS 46 5.2.4 POSTED WRITE TRANSACTIONS 47 6 PCI BUS ARBITRATION 53 6.1 PRIMARY PCI BUS ARBITRATION 53 6.2 PREEMPTION 53 6.2.1 PREEMPTION 53 6.2.2 BUS PARKING 54 7	4	TRA	NSACTION ORDERING	41
43 ORDERING RULES 43 4.4 DATA SYNCHRONIZATION 44 5 ERROR HANDLING 44 5.1 ADDRESS PARITY ERRORS 44 5.2.1 CONFIGURATION WRITE TRANSACTIONS TO CONFIGURATION SPACE 45 5.2.2 READ TRANSACTIONS 45 5.2.3 DELAYED WRITE TRANSACTIONS 46 5.2.4 POSTED WRITE TRANSACTIONS 46 5.2.5 DATA PARITY EROR REPORTING SUMMARY 49 5.4 SYSTEM ERROR (SER#) REPORTING 52 6 PCI BUS ARBITRATION 53 6.1 PRIMARY PCI BUS ARBITRATION 53 6.2.1 PREMPTION 53 6.2.2 BUS PARKING 53 6.2.3 BUS PARKING 54 7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKS 54 7.4 GENERAL PURPOSE I/O INTERFACE 55 9.1 GENERAL PURPOSE I/O INTERFACE 55 9.2 EEPROM MODE AT RESET 56 9.4 EEPROM MOD		4.1	TRANSACTIONS GOVERNED BY ORDERING RULES	41
4.4 DATA SYNCHRONIZATION 44 5 ERROR HANDLING 44 5.1 ADDRESS PARITY ERRORS 44 5.2 DATA PARITY ERRORS 45 5.2.1 CONFIGURATION WRITE TRANSACTIONS TO CONFIGURATION SPACE 45 5.2.2 READ TRANSACTIONS 46 5.2.3 DELAYED WRITE TRANSACTIONS 46 5.2.4 POSTED WRITE TRANSACTIONS 46 5.2.3 DELAYED WRITE TRANSACTIONS 46 5.3 DATA PARITY ERROR REPORTING SUMMARY 49 5.4 SYSTEM ERROR (SERR#) REPORTING 53 6.1 PRIMARY PCI BUS ARBITRATION 53 6.2 SECONDARY PCI BUS ARBITRATION 53 6.1 PREMPTION 53 6.2.1 PREEMPTION 53 6.2.2 BUS PARKING 54 7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK NOUTPUTS 54 7.3 PCI CLOCKRUN 54 7.4 PRIMARY CLOCK INPUTS 54 7.5 SE GENERAL PURPOSE I/O INTERFACE 55 8.1				
5 ERROR HANDLING 44 5.1 ADDRESS PARITY ERRORS 44 5.2 DATA PARITY ERRORS 45 5.2.1 CONFIGURATION WRITE TRANSACTIONS TO CONFIGURATION SPACE 45 5.2.2 READ TRANSACTIONS 46 5.2.3 DELAYED WRITE TRANSACTIONS 46 5.2.4 POSTED WRITE TRANSACTIONS 48 5.3 DATA PARITY ERROR REPORTING SUMMARY 49 5.4 SYSTEM ERROR (SER#) REPORTING 52 6 PCI BUS ARBITRATION 53 6.1 PRIMARY PCI BUS ARBITRATION 53 6.2.1 PREMETION 53 6.2.2 BUS PARKING 54 7 CLOCKS 54 7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 7.3 PCI CLOCK OUTPUTS 54 7.4 PUT CONTROL REGISTERS 55 9.1 AUTO MODE EEPROM ACCESS 55 9.1 AUTO MODE AT RESET 56 9.3 EEPROM MODE AT STRUCTURE				
5.1 ADDRESS PARITY ERRORS 44 5.2 DATA PARITY ERRORS 45 5.2.1 CONFIGURATION WRITE TRANSACTIONS TO CONFIGURATION SPACE 45 5.2.2 READ TRANSACTIONS 45 5.2.3 DELAYED WRITE TRANSACTIONS 46 5.2.4 POSTED WRITE TRANSACTIONS 46 5.3 DATA PARITY ERROR REPORTING SUMMARY 49 5.4 SYSTEM ERROR (SERR#) REPORTING 52 6 PCI BUS ARBITRATION 53 6.1 PRIMARY PCI BUS ARBITRATION 53 6.2.1 PREEMPTION 53 6.2.2 BUS PARKING 54 7 CLOCKS 54 7.1 PRIMARY CLOCK INPUTS 54 7.3 PCI CLOCKRUN 54 7.4 PRECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 7.4 PRECONDRARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 8 GENERAL PURPOSE I/O INTERFACE 55 8.1 GPIO CONTROL REGISTERS 55 9 EEPROM MODE AT RESET <td></td> <td></td> <td></td> <td></td>				
5.2 DATA PARITY ERRORS 45 5.2.1 CONFIGURATION WRITE TRANSACTIONS TO CONFIGURATION SPACE 45 5.2.2 READ TRANSACTIONS 45 5.2.3 DELAYED WRITE TRANSACTIONS 46 5.2.4 POSTED WRITE TRANSACTIONS 46 5.3 DATA PARITY ERROR REPORTING SUMMARY 49 5.4 SYSTEM ERROR (SERR#) REPORTING SUMMARY 49 5.4 SYSTEM ERROR (SERR#) REPORTING 53 6.1 PRIMARY PCI BUS ARBITRATION 53 6.2 SECONDARY PCI BUS ARBITRATION 53 6.2.1 PREEMPTION 53 6.2.2 BUS PARKING 54 7 CLOCKS 54 7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 7.4 PURPOSE I/O INTERFACE 55 8.1 GENERAL PURPOSE I/O INTERFACE 55 9.1 AUTO MODE EEPROM ACCESS 55 9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM INTERFACE 56 <td< td=""><td>5</td><td>ERR</td><td>OR HANDLING</td><td></td></td<>	5	ERR	OR HANDLING	
5.2.1 CONFIGURATION WRITE TRANSACTIONS TO CONFIGURATION SPACE 45 5.2.2 READ TRANSACTIONS 45 5.2.3 DELAYED WRITE TRANSACTIONS 46 5.2.4 POSTED WRITE TRANSACTIONS 46 5.2.4 POSTED WRITE TRANSACTIONS 46 5.4 SYSTEM ERROR REPORTING SUMMARY 49 5.4 SYSTEM ERROR (SERR#) REPORTING 53 6 PCI BUS ARBITRATION 53 6.1 PRIMARY PCI BUS ARBITRATION 53 6.2.2 SECONDARY PCI BUS ARBITRATION 53 6.2.1 PREMPTION 53 6.2.2 BUS PARKING 54 7 CLOCKS 54 7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 8 GENERAL PURPOSE I/O INTERFACE 55 8.1 GPIO CONTROL REGISTERS 55 9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM MODE AT RESET 56 9.4 EEPROM MODE AT RESET 56 9.4		5.1	ADDRESS PARITY ERRORS	44
5.2.2 READ TRANSACTIONS 45 5.2.3 DELAYED WRITE TRANSACTIONS 46 5.2.4 POSTED WRITE TRANSACTIONS 48 5.3 DATA PARITY ERROR REPORTING SUMMARY 49 5.4 SYSTEM ERROR (SER#) REPORTING 52 6 PCI BUS ARBITRATION 53 6.1 PRIMARY PCI BUS ARBITRATION 53 6.2.2 SECONDARY PCI BUS ARBITRATION 53 6.2.3 ECONDARY PCI BUS ARBITRATION 53 6.2.4 PREEMPTION 53 6.2.7 PREEMPTION 53 6.2.8 EONDARY PCI BUS ARBITRATION 53 6.2.1 PREEMPTION 53 6.2.2 BUS PARKING 54 7 CLOCKS 54 7 CLOCKS 54 7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 8 GENERAL PURPOSE I/O INTERFACE 55 8.1 GPIO CONTROL REGISTERS 55 9 EEPROM INTERFACE 55				
5.2.3 DELAYED WRITE TRANSACTIONS 46 5.2.4 POSTED WRITE TRANSACTIONS 48 5.3 DATA PARITY ERROR REPORTING 49 5.4 SYSTEM ERROR (SERR#) REPORTING 52 6 PCI BUS ARBITRATION 53 6.1 PRIMARY PCI BUS ARBITRATION 53 6.2 SECONDARY PCI BUS ARBITRATION 53 6.2.1 PREEMPTION 53 6.2.2 BUS PARKING 54 7 CLOCKS 54 7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 7.3 PCI CLOCKRUN 54 7.4 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 8 GENERAL PURPOSE I/O INTERFACE 55 8.1 GPIO CONTROL REGISTERS 55 9.1 AUTO MODE EEPROM ACCESS 55 9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM MAAT STRUCTURE 56 9.4.1 EEPROM CONTENT 56				
5.2.4 POSTED WRITE TRANSACTIONS 48 5.3 DATA PARITY ERROR REPORTING SUMMARY 49 5.4 SYSTEM ERROR (SER#) REPORTING 52 6 PCI BUS ARBITRATION 53 6.1 PRIMARY PCI BUS ARBITRATION 53 6.2.1 PREEMPTION 53 6.2.2 BUS PARKING 54 7 CLOCKS 54 7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 8 GENERAL PURPOSE I/O INTERFACE 55 8.1 GPIO CONTROL REGISTERS 55 9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM MODE AT RESET 56 9.3 EEPROM MODE AT RESET 56 9.4 EEPROM MODE AT RESET 56 9.4 EEPROM MODE AT RESET 56 9.4.1				
5.3 DATA PARITY ERROR REPORTING SUMMARY 49 5.4 SYSTEM ERROR (SERR#) REPORTING 52 6 PCI BUS ARBITRATION 53 6.1 PRIMARY PCI BUS ARBITRATION 53 6.2 SECONDARY PCI BUS ARBITRATION 53 6.1 PREMPTION 53 6.2.1 PREEMPTION 53 6.2.2 BUS PARKING 54 7 CLOCKS 54 7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 7.3 PCI CLOCKRUN 54 7.4 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 8 GENERAL PURPOSE I/O INTERFACE 55 8.1 GPIO CONTROL REGISTERS 55 9.1 AUTO MODE EEPROM ACCESS 55 9.1 AUTO MODE AT RESET 56 9.2 EEPROM MODE AT RESET 56 9.3 EEPROM MODE AT RESET 56 9.4.1 EEPROM CONTENT 56 9.4.1 </td <td></td> <td></td> <td></td> <td></td>				
5.4 SYSTEM ERROR (SERR#) REPORTING 52 6 PCI BUS ARBITRATION 53 6.1 PRIMARY PCI BUS ARBITRATION 53 6.2 SECONDARY PCI BUS ARBITRATION 53 6.2.1 PREEMPTION 53 6.2.2 BUS PARKING 53 6.2.3 BUS PARKING 54 7 CLOCKS 54 7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 7.3 PCI CLOCKRUN 54 8 GENERAL PURPOSE I/O INTERFACE 55 8.1 GPIO CONTROL REGISTERS 55 9 EEPROM INTERFACE 55 9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM MODE AT RESET 56 9.4.1 EEPROM CONTENT 56 9.4.1 EEPROM CONTENT 56 9.4.1 EEPROM CONTENT 56 10 COMPACT PCI HOT SWAP 58 11 PCI POWER MANAGEMENT 58 12 RESET <td></td> <td></td> <td></td> <td></td>				
6.1 PRIMARY PCI BUS ARBITRATION 53 6.2 SECONDARY PCI BUS ARBITRATION 53 6.2.1 PREEMPTION 53 6.2.2 BUS PARKING 54 7 CLOCKS 54 7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 8 GENERAL PURPOSE I/O INTERFACE 55 8.1 GPIO CONTROL REGISTERS 55 9.1 AUTO MODE EEPROM ACCESS 55 9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM INTERFACE 56 9.3 EEPROM MODE AT RESET 56 9.4 EEPROM MARA STRUCTURE 56 9.4.1 EEPROM CONTENT 56 10 COMPACT PCI HOT SWAP 58 11 PCI POWER MANAGEMENT 58 12 RESET 59 12.1 PRIMARY INTERFACE RESET 59 12.2 SECONDARY INTERFACE RESET 59 12.3 CHIP RESET 60 13 SU				
6.1 PRIMARY PCI BUS ARBITRATION 53 6.2 SECONDARY PCI BUS ARBITRATION 53 6.2.1 PREEMPTION 53 6.2.2 BUS PARKING 54 7 CLOCKS 54 7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 8 GENERAL PURPOSE I/O INTERFACE 55 8.1 GPIO CONTROL REGISTERS 55 9.1 AUTO MODE EEPROM ACCESS 55 9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM INTERFACE 56 9.3 EEPROM MODE AT RESET 56 9.4 EEPROM MARA STRUCTURE 56 9.4.1 EEPROM CONTENT 56 10 COMPACT PCI HOT SWAP 58 11 PCI POWER MANAGEMENT 58 12 RESET 59 12.1 PRIMARY INTERFACE RESET 59 12.2 SECONDARY INTERFACE RESET 59 12.3 CHIP RESET 60 13 SU	6	PCI	BUS ARBITRATION	
6.2 SECONDARY PCI BUS ARBITRATION 53 6.2.1 PREEMPTION 53 6.2.2 BUS PARKING 54 7 CLOCKS 54 7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 8 GENERAL PURPOSE I/O INTERFACE 55 8.1 GPIO CONTROL REGISTERS 55 9.1 AUTO MODE EEPROM ACCESS 55 9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM MODE AT RESET 56 9.4 EEPROM SPACE ADDRESS MAP 56 9.4 EEPROM CONTENT 56 9.4 I EEPROM CONTENT 56 9.4 EEPROM CONTENT 56 9.4 EEPROM CONTENT 56 9.2 SECONDARY INTERFACE RESET				
6.2.1 PREEMPTION 53 6.2.2 BUS PARKING 54 7 CLOCKS 54 7 CLOCKS 54 7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 8 GENERAL PURPOSE I/O INTERFACE 55 8.1 GPIO CONTROL REGISTERS 55 9 EEPROM INTERFACE 55 9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM MODE AT RESET 56 9.3 EEPROM DATA STRUCTURE 56 9.4 EEPROM CONTENT 56 9.4 EEPROM MANAGEMENT 58 10 COMPACT PCI HOT SWAP 58 11 PCI POWER MANAGEMENT 58 12 RESET 59 12.1 PRIMARY INTERFACE RESET 59				
6.2.2 BUS PARKING 54 7 CLOCKS 54 7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 8 GENERAL PURPOSE I/O INTERFACE 55 8.1 GPIO CONTROL REGISTERS 55 9 EEPROM INTERFACE 55 9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM MODE AT RESET 56 9.3 EEPROM DATA STRUCTURE 56 9.4 EEPROM CONTENT 56 10 COMPACT PCI HOT SWAP 58 11 PCI POWER MANAGEMENT 58 12 RESET 59 12.1 PRIMARY INTERFACE RESET 59 12.2 SECONDARY INTERFACE RESET 59 12.3 CHIP RESET 59				
7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 8 GENERAL PURPOSE I/O INTERFACE 55 8.1 GPIO CONTROL REGISTERS 55 9 EEPROM INTERFACE 55 9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM MODE AT RESET 56 9.3 EEPROM DATA STRUCTURE 56 9.4 EEPROM SPACE ADDRESS MAP 56 9.4.1 EEPROM CONTENT 56 10 COMPACT PCI HOT SWAP 58 11 PCI POWER MANAGEMENT 58 12 RESET 59 12.1 PRIMARY INTERFACE RESET 59 12.2 SECONDARY INTERFACE RESET 59 12.3 CHIP RESET 60 13 SUPPORTED COMMANDS 60 13.1 PRIMARY INTERFACE 60		6.2.2		
7.1 PRIMARY CLOCK INPUTS 54 7.2 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 8 GENERAL PURPOSE I/O INTERFACE 55 8.1 GPIO CONTROL REGISTERS 55 9 EEPROM INTERFACE 55 9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM MODE AT RESET 56 9.3 EEPROM DATA STRUCTURE 56 9.4 EEPROM SPACE ADDRESS MAP 56 9.4.1 EEPROM CONTENT 56 10 COMPACT PCI HOT SWAP 58 11 PCI POWER MANAGEMENT 58 12 RESET 59 12.1 PRIMARY INTERFACE RESET 59 12.2 SECONDARY INTERFACE RESET 59 12.3 CHIP RESET 60 13 SUPPORTED COMMANDS 60 13.1 PRIMARY INTERFACE 60	7	CLO	CKS	54
7.2 SECONDARY CLOCK OUTPUTS 54 7.3 PCI CLOCKRUN 54 8 GENERAL PURPOSE I/O INTERFACE 55 8.1 GPIO CONTROL REGISTERS 55 9 EEPROM INTERFACE 55 9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM MODE AT RESET 56 9.3 EEPROM DATA STRUCTURE 56 9.4 EEPROM SPACE ADDRESS MAP 56 9.4.1 EEPROM CONTENT 56 10 COMPACT PCI HOT SWAP 58 11 PCI POWER MANAGEMENT 58 12 RESET 59 12.1 PRIMARY INTERFACE RESET 59 12.2 SECONDARY INTERFACE RESET 59 12.3 CHIP RESET 60 13 SUPPORTED COMMANDS 60 13.1 PRIMARY INTERFACE 60	'			
7.3 PCI CLOCKRUN 54 8 GENERAL PURPOSE I/O INTERFACE 55 8.1 GPIO CONTROL REGISTERS 55 9 EEPROM INTERFACE 55 9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM MODE AT RESET 56 9.3 EEPROM DATA STRUCTURE 56 9.4 EEPROM SPACE ADDRESS MAP 56 9.4.1 EEPROM CONTENT 56 10 COMPACT PCI HOT SWAP 58 11 PCI POWER MANAGEMENT 58 12 RESET 59 12.1 PRIMARY INTERFACE RESET 59 12.3 CHIP RESET 59 12.3 CHIP RESET 60 13 SUPPORTED COMMANDS 60 13.1 PRIMARY INTERFACE 60				
8 GENERAL PURPOSE I/O INTERFACE 55 8.1 GPIO CONTROL REGISTERS 55 9 EEPROM INTERFACE 55 9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM MODE AT RESET 56 9.3 EEPROM DATA STRUCTURE 56 9.4 EEPROM SPACE ADDRESS MAP 56 9.4.1 EEPROM CONTENT 56 10 COMPACT PCI HOT SWAP 58 11 PCI POWER MANAGEMENT 58 12 RESET 59 12.1 PRIMARY INTERFACE RESET 59 12.2 SECONDARY INTERFACE RESET 59 12.3 CHIP RESET 60 13 SUPPORTED COMMANDS 60				
8.1 GPIO CONTROL REGISTERS 55 9 EEPROM INTERFACE 55 9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM MODE AT RESET 56 9.3 EEPROM DATA STRUCTURE 56 9.4 EEPROM SPACE ADDRESS MAP 56 9.4.1 EEPROM CONTENT 56 10 COMPACT PCI HOT SWAP 58 11 PCI POWER MANAGEMENT 58 12 RESET 59 12.1 PRIMARY INTERFACE RESET 59 12.2 SECONDARY INTERFACE RESET 59 12.3 CHIP RESET 60 13 SUPPORTED COMMANDS 60 13.1 PRIMARY INTERFACE 60	0			
9 EEPROM INTERFACE 55 9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM MODE AT RESET 56 9.3 EEPROM DATA STRUCTURE 56 9.4 EEPROM SPACE ADDRESS MAP 56 9.4.1 EEPROM CONTENT 56 10 COMPACT PCI HOT SWAP 58 11 PCI POWER MANAGEMENT 58 12 RESET 59 12.1 PRIMARY INTERFACE RESET 59 12.3 CHIP RESET 59 12.3 CHIP RESET 60 13 SUPPORTED COMMANDS 60 13.1 PRIMARY INTERFACE 60	ð			
9.1 AUTO MODE EEPROM ACCESS 55 9.2 EEPROM MODE AT RESET 56 9.3 EEPROM DATA STRUCTURE 56 9.4 EEPROM SPACE ADDRESS MAP 56 9.4.1 EEPROM CONTENT 56 10 COMPACT PCI HOT SWAP 58 11 PCI POWER MANAGEMENT 58 12 RESET 59 12.1 PRIMARY INTERFACE RESET 59 12.2 SECONDARY INTERFACE RESET 59 12.3 CHIP RESET 60 13 SUPPORTED COMMANDS 60 13.1 PRIMARY INTERFACE 60		8.1	GPIO CONTROL REGISTERS	55
9.2 EEPROM MODE AT RESET	9	EEP	ROM INTERFACE	55
9.2 EEPROM MODE AT RESET		9.1	AUTO MODE EEPROM ACCESS	
9.4 EEPROM SPACE ADDRESS MAP				
9.4.1 EEPROM CONTENT. 56 10 COMPACT PCI HOT SWAP. 58 11 PCI POWER MANAGEMENT 58 12 RESET 59 12.1 PRIMARY INTERFACE RESET 59 12.2 SECONDARY INTERFACE RESET 59 12.3 CHIP RESET 60 13 SUPPORTED COMMANDS 60 13.1 PRIMARY INTERFACE 60				
10 COMPACT PCI HOT SWAP				
11 PCI POWER MANAGEMENT 58 12 RESET 59 12.1 PRIMARY INTERFACE RESET 59 12.2 SECONDARY INTERFACE RESET 59 12.3 CHIP RESET 60 13 SUPPORTED COMMANDS 60 13.1 PRIMARY INTERFACE 60				
12 RESET 59 12.1 PRIMARY INTERFACE RESET 59 12.2 SECONDARY INTERFACE RESET 59 12.3 CHIP RESET 60 13 SUPPORTED COMMANDS 60 13.1 PRIMARY INTERFACE 60	1	0 CC	OMPACT PCI HOT SWAP	58
12 RESET 59 12.1 PRIMARY INTERFACE RESET 59 12.2 SECONDARY INTERFACE RESET 59 12.3 CHIP RESET 60 13 SUPPORTED COMMANDS 60 13.1 PRIMARY INTERFACE 60	1	1 PC	T POWER MANAGEMENT	58
12.1 PRIMARY INTERFACE RESET	1			
12.2 SECONDARY INTERFACE RESET 59 12.3 CHIP RESET 60 13 SUPPORTED COMMANDS 60 13.1 PRIMARY INTERFACE 60	12	2 RI	ESET	59
12.2 SECONDARY INTERFACE RESET 59 12.3 CHIP RESET 60 13 SUPPORTED COMMANDS 60 13.1 PRIMARY INTERFACE 60		12.1	PRIMARY INTERFACE RESET	
13SUPPORTED COMMANDS6013.1PRIMARY INTERFACE60		12.2	SECONDARY INTERFACE RESET	59
13.1 PRIMARY INTERFACE		12.3	CHIP RESET	60
	1.	3 SU	PPORTED COMMANDS	60
		13.1	PRIMARY INTERFACE	60



14	BRID	GE BEHAVIOR	62
14.	1 BR	IDGE ACTIONS FOR VARIOUS CYCLE TYPES	62
14.		NORMAL TERMINATION (INITIATED BY BRIDGE MASTER)	
	14.2.1	MASTER ABORT	
-	14.2.2	PARITY AND ERROR REPORTING	
-	14.2.3	REPORTING PARITY ERRORS	
-	14.2.4	SECONDARY IDSEL MAPPING	
	GON		
15	CONI	FIGURATION REGISTERS	64
15.		GISTER TYPES	
15.	2 CO	NFIGURATION REGISTER	
1	15.2.1	VENDOR ID REGISTER – OFFSET 00h	
1	15.2.2	DEVICE ID REGISTER – OFFSET 00h	
1	15.2.3	COMMAND REGISTER – OFFSET 04h	
1	15.2.4	PRIMARY STATUS REGISTER – OFFSET 04h	
1	15.2.5	REVISION ID REGISTER – OFFSET 08h	67
1	15.2.6	CLASS CODE REGISTER – OFFSET 08h	
1	15.2.7	CACHE LINE REGISTER – OFFSET 0Ch	
1	15.2.8	PRIMARY LATENCY TIMER REGISTER – OFFSET 0Ch	67
1	15.2.9	HEADER TYPE REGISTER – OFFSET 0Ch	
1	15.2.10	PRIMARY BUS NUMBER REGISTER – OFFSET 18h	67
1	15.2.11	SECONDARY BUS NUMBER REGISTER – OFFSET 18h	68
1	15.2.12	SUBORDINATE BUS NUMBER REGISTER – OFFSET 18h	
1	15.2.13	SECONDARY LATENCY TIMER REGISTER – OFFSET 18h	68
1	15.2.14	I/O BASE ADDRESS REGISTER – OFFSET 1Ch	68
1	15.2.15	I/O LIMIT ADDRESS REGISTER – OFFSET 1Ch	
1	15.2.16	SECONDARY STATUS REGISTER – OFFSET 1Ch	
1	15.2.17	MEMORY BASE ADDRESS REGISTER – OFFSET 20h	
1	15.2.18	MEMORY LIMIT ADDRESS REGISTER – OFFSET 20h	
1	15.2.19	PREFETCHABLE MEMORY BASE ADDRESS REGISTER – OFFSET 24h	70
1	15.2.20	PREFETCHABLE MEMORY LIMIT ADDRESS REGISTER – OFFSET 24h	
1	15.2.21	PREFETCHABLE MEMORY BASE ADDRESS UPPER 32-BITS REGISTER – OFFSE	ET
2	28h		
-	15.2.22	PREFETCHABLE MEMORY LIMIT ADDRESS UPPER 32-BITS REGISTER – OFFS	ET
	2Ch		
	15.2.23	I/O BASE ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h	
-	15.2.24	I/O LIMIT ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h	
-	15.2.25	CAPABILITY POINTER REGISTER – OFFSET 34h	
-	15.2.26	INTERRUPT LINE REGISTER – OFFSET 3Ch	•• / 1
-	15.2.27	INTERRUPT PIN REGISTER – OFFSET 3Ch	
	15.2.28	BRIDGE CONTROL REGISTER – OFFSET 3Ch	
	15.2.29	DIAGNOSTIC/CHIP CONTROL REGISTER – OFFSET 40h	
	15.2.30	ARBITER CONTROL REGISTER – OFFSET 40h	
	15.2.31	EXTENDED CHIP CONTROL REGISTER – OFFSET 48h	
	15.2.32	SECONDARY BUS ARBITER PREEMPTION CONTROL REGISTER – OFFSET 4Ch	
	15.2.33	P_SERR# EVENT DISABLE REGISTER – OFFSET 64h	
	15.2.34	SECONDARY CLOCK CONTROL REGISTER – OFFSET 68h	
	15.2.35	P_SERR# STATUS REGISTER – OFFSET 68h	
	15.2.36	CLKRUN REGISTER – OFFSET 6Ch	
	15.2.37	PORT OPTION REGISTER – OFFSET 74h	
	15.2.38	CAPABILITY ID REGISTER – OFFSET 80h	
	15.2.39	NEXT ITEM POINTER REGISTER – OFFSET 80h	
1	15.2.40	POWER MANAGEMENT CAPABILITIES REGISTER – OFFSET 80h	81



15.	2.41 POWER MANAGEMENT DATA REGISTER – OFFSET 84h	
15.	2.42 PPB SUPPORT EXTENSIONS – OFFSET 84h	
15.	2.43 DATA REGISTER – OFFSET 84h	
15.	2.44 PRIMARY MASTER TIMEOUT COUNTER REGISTER – OFFSET 88h	
15.	2.45 SECONDARY MASTER TIMEOUT COUNTER REGISTER – OFFSET 88h	
15.	2.46 CAPABILITY ID REGISTER – OFFSET 90h	
15.	2.47 NEXT ITEM POINTER REGISTER – OFFSET 90h	
15.	2.48 HOT SWAP CAPABILITY STRUCTURE REGISTER – OFFSET 90h	
15.	2.49 HOT SWAP SWITCH REGISTER – OFFSET 94h	
15.	2.50 VPD CAPABILITY ID REGISTER – OFFSET A0h	
15.	2.51 NEXT ITEM POINTER REGISTER – OFFSET A0h	
15.	2.52 VPD REGISTER – OFFSET A0h	
15.	2.53 VPD DATA REGISTER – OFFSET A4h	
15.	2.54 MISCELLANEOUS CONTROL REGISTER – OFFSET Coh	
15.	2.55 GPIO CONTROL REGISTER – OFFSET C4h	
15.	2.56 EEPROM CONTROL REGISTER – OFFSET C8h	
15.	2.57 EEPROM ADDRESS REGISTER – OFFSET C8h	
15.	2.58 EEPROM DATA REGISTER – OFFSET C8h	
15.	2.59 EEPROM TEST REGISTER – OFFSET CCh	
15.	2.60 SUBSYSTEM VENDOR ID REGISTER – OFFSET F0h	
15.	2.61 SUBSYSTEM ID – OFFSET F0h	
16 I	ELECTRICAL AND TIMING SPECIFICATIONS	87
16.1	MAXIMUM RATINGS	
16.2	DC SPECIFICATIONS	
16.3	AC SPECIFICATIONS	
16.4	66MHZ TIMING	
16.5	33MHZ TIMING	
16.6	POWER CONSUMPTION	
17 I	PACKAGE INFORMATION	90
17.1	160-PIN LFBGA PACKAGE OUTLINE	
17.2	PART NUMBER ORDERING INFORMATION	90



LIST OF TABLES

TABLE 2-1. PCI TRANSACTIONS	19
TABLE 2-2. WRITE TRANSACTION FORWARDING	21
TABLE 2-3. WRITE TRANSACTION DISCONNECT ADDRESS BOUNDARIES	
Table 2-4. Read Prefetch Address Boundaries	25
TABLE 2-5. Read Transaction Prefetching	25
TABLE 2-6. Device Number to IDSEL S_AD Pin Mapping	29
TABLE 2-7. DELAYED WRITE TARGET TERMINATION RESPONSE	33
TABLE 2-8. RESPONSE TO POSTED WRITE TARGET TERMINATION	33
TABLE 2-9. RESPONSE TO DELAYED READ TARGET TERMINATION	
TABLE 4-1. SUMMARY OF TRANSACTION ORDERING	
TABLE 5-1. Setting the Primary Interface Detected Parity Error Bit	49
TABLE 5-2. Setting Secondary Interface Detected Parity Error Bit	49
TABLE 5-3. Setting Primary Interface Master Data Parity Error Detected Bit	50
TABLE 5-4. SETTING SECONDARY INTERFACE MASTER DATA PARITY ERROR DETECTED BIT	50
TABLE 5-5. ASSERTION OF P_PERR#	
TABLE 5-6. Assertion of S_PERR#	
TABLE 5-7. ASSERTION OF P_SERR# FOR DATA PARITY ERRORS	
TABLE 11-1. POWER MANAGEMENT TRANSITIONS	59

LIST OF FIGURES

FIGURE 16-1	PCI SIGNAL TIMING MEASUREMENT CONDITIONS	88
FIGURE 17-1	160-PIN LFBGA PACKAGE OUTLINE	90



PI7C8148A 2-PORT PCI-TO-PCI BRIDGE ADVANCE INFORMATION

This page intentionally left blank.



INTRODUCTION

Product Description

The PI7C8148A is Pericom Semiconductor's PCI-to-PCI Bridge, designed to be fully compliant with the 32-bit, 66MHz implementation of the *PCI Local Bus Specification, Revision 2.2.* The PI7C8148A supports synchronous bus transactions between devices on the Primary Bus and the Secondary Buses operating up to 66MHz. Both primary and secondary buses must operate at the same frequency. The primary and secondary buses can also operate in concurrent mode, resulting in added increase in system performance.

Product Features

- 32-bit Primary and Secondary Ports run up to 66MHz
- Compliant with the PCI Local Bus Specification, Revision 2.2
- Compliant with PCI-to-PCI Bridge Architecture Specification, Revision 1.1.
 - All I/O and memory commands
 - Type 1 to Type 0 configuration conversion
 - Type 1 to Type 1 configuration forwarding
 - Type 1 configuration write to special cycle conversion
- Compliant with the Advanced Configuration Power Interface (ACPI)
- Compliant with the PCI Power Management Specification, Revision 1.1
- Compliant with the *PCI Mobile Design Guide*, Revision 1.1
- Provides internal arbitration for four secondary bus masters
 Programmable 2-level priority arbiter
- Supports serial EEPROM interface for register auto-load and VPD access
- Supports posted write buffers in all directions
- Dynamic Prefetching Control
- Four 128 byte FIFO's for delay transactions
- Two 128 byte FIFO's for posted memory transactions
- Enhanced address decoding
- 32-bit I/O address range
- 32-bit memory-mapped I/O address range
- 64-bit prefetchable address range
- Extended commercial temperature range 0°C to 85°C
- 3.3V and 5V signaling
- 160-pin LFBGA package



This page intentionally left blank.



1 SIGNAL DEFINITIONS

1.1 SIGNAL TYPES

SIGNAL TYPE	DESCRIPTION
Ι	Input only
0	Output only
Р	Power
TS	Tri-state bi-directional
STS	Sustained tri-state. Active LOW signal must be pulled HIGH for 1 cycle when deasserting.
OD	Open Drain

1.2 SIGNALS

Signals that end with "#" are active LOW.

1.2.1 PRIMARY BUS INTERFACE SIGNALS

Name	Pin Number	Туре	Description
P_AD[31:0]	P10, N10, M10, P11, N11, M11, P12, N12, M14, L12, L13, L14, K12, K13, K14, J12, E14, E13, E12, D14, D13, D12, C13, B14, B12, A12, C11, B11, A11, C10, A10, C9	TS	Primary Address / Data: Multiplexed address and data bus. Address is indicated by P_FRAME# assertion. Write data is stable and valid when P_IRDY# is asserted and read data is stable and valid when P_TRDY# is asserted. Data is transferred on rising clock edges when both P_IRDY# and P_TRDY# are asserted. During bus idle, PI7C8148A drives P_AD to a valid logic level when P_GNT# is asserted.
P_CBE#[3:0]	P14, J13, F12, A13	TS	Primary Command/Byte Enables: Multiplexed command field and byte enable field. During address phase, the initiator drives the transaction type on these pins. After that, the initiator drives the byte enables during data phases. During bus idle, PI7C8148A drives P_CBE#[3:0] to a valid logic level when P_GNT# is asserted.
P_PAR	F13	TS	Primary Parity. Parity is even across P_AD[31:0], P_CBE#[3:0], and P_PAR (i.e. an even number of 1's). P_PAR is an input and is valid and stable one cycle after the address phase (indicated by assertion of P_FRAME#) for address parity. For write data phases, P_PAR is an input and is valid one clock after P_IRDY# is asserted. For read data phase, P_PAR is an output and is valid one clock after P_TRDY# is asserted. Signal P_PAR is tri-stated one cycle after the P_AD lines are tri-stated. During bus idle, PI7C8148A drives P_PAR to a valid logic level when P_GNT# is asserted.
P_FRAME#	J14	STS	Primary FRAME (Active LOW). Driven by the initiator of a transaction to indicate the beginning and duration of an access. The de-assertion of P_FRAME# indicates the final data phase requested by the initiator. Before being tri-stated, it is driven to a de-asserted state for one cycle.
P_IRDY#	H12	STS	Primary IRDY (Active LOW). Driven by the initiator of a transaction to indicate its ability to complete current data phase on the primary side. Once asserted in a data phase, it is not deasserted until the end of the data phase. Before tri-stated, it is driven to a de-asserted state for one cycle.



Name	Pin Number	Туре	Description
P_TRDY#	H13	STS	Primary TRDY (Active LOW). Driven by the target of a transaction to indicate its ability to complete current data phase on the primary side. Once asserted in a data phase, it is not deasserted until the end of the data phase. Before tri-stated, it is driven to a de-asserted state for one cycle.
P_DEVSEL#	H14	STS	Primary Device Select (Active LOW). Asserted by the target indicating that the device is accepting the transaction. As a master, PI7C8148A waits for the assertion of this signal within 5 cycles of P_FRAME# assertion; otherwise, terminate with master abort. Before tri-stated, it is driven to a de-asserted state for one cycle.
P_STOP#	G14	STS	Primary STOP (Active LOW). Asserted by the target indicating that the target is requesting the initiator to stop the current transaction. Before tri-stated, it is driven to a de-asserted state for one cycle.
P_IDSEL	N14	Ι	Primary ID Select. Used as a chip select line for Type 0 configuration access to PI7C8148A configuration space.
P_PERR#	G12	STS	Primary Parity Error (Active LOW). Asserted when a data parity error is detected for data received on the primary interface. Before being tri-stated, it is driven to a de-asserted state for one cycle.
P_SERR#	F14	OD	Primary System Error (Active LOW). Can be driven LOW by any device to indicate a system error condition. PI7C8148A drives this pin on: Address parity error Posted write data parity error on target bus Secondary S_SER# asserted Master abort during posted write transaction Target abort during posted write transaction Delayed write request discarded Delayed read request discarded Delayed transaction master timeout This signal requires an external pull-up resistor for proper operation.
P_REQ#	M9	TS	Primary Request (Active LOW): This is asserted by PI7C8148A to indicate that it wants to start a transaction on the primary bus. PI7C8148A de-asserts this pin for at least 2 PCI clock cycles before asserting it again.
P_GNT#	N9	I	Primary Grant (Active LOW): When asserted, PI7C8148A can access the primary bus. During idle and P_GNT# asserted, PI7C8148A will drive P_AD, P_CBE, and P_PAR to valid logic levels.
P_RST#	P8	Ι	Primary RESET (Active LOW): When P_RST# is active, all PCI signals should be asynchronously tri-stated.

1.2.2 SECONDARY BUS INTERFACE SIGNALS

Name	Pin Number	Туре	Description
S_AD[31:0]	M1, L3, L2, L1, K3,	TS	Secondary Address/Data: Multiplexed address and data bus.
	K1, J3, J2, H3, H2,		Address is indicated by S_FRAME# assertion. Write data is
	H1, G1, G2, G3, F1,		stable and valid when S_IRDY# is asserted and read data is
	F2, A3, C4, A4, C5,		stable and valid when S TRDY# is asserted. Data is transferred
	B5, A5, C6, B6, C7,		on rising clock edges when both S_IRDY# and S_TRDY# are
	B7, A7, A8, B8, C8,		asserted. During bus idle, PI7C8148A drives S AD to a valid
	A9, B9		logic level when S_GNT# is asserted respectively.
S_CBE#[3:0]	J1, F3, A2, A6	TS	Secondary Command/Byte Enables: Multiplexed command
			field and byte enable field. During address phase, the initiator
			drives the transaction type on these pins. The initiator then
			drives the byte enables during data phases. During bus idle,
			PI7C8148A drives S_CBE#[3:0] to a valid logic level when the
			internal grant is asserted.



Name	Pin Number	Туре	Description
S_PAR	B1	TS	Secondary Parity: Parity is even across S_AD[31:0], S_CBE#[3:0], and S_PAR (i.e. an even number of 1's). S_PAR is an input and is valid and stable one cycle after the address phase (indicated by assertion of S_FRAME#) for address parity. For write data phases, S_PAR is an input and is valid one clock after S_IRDY# is asserted. For read data phase, S_PAR is an output and is valid one clock after S_TRDY# is asserted. Signal S_PAR is tri-stated one cycle after the S_AD lines are tri-stated. During bus idle, PI7C8148A drives S_PAR to a valid logic level when the internal grant is asserted.
S_FRAME#	E2	STS	Secondary FRAME (Active LOW): Driven by the initiator of a transaction to indicate the beginning and duration of an access. The de-assertion of S_FRAME# indicates the final data phase requested by the initiator. Before being tri-stated, it is driven to a de-asserted state for one cycle.
S_IRDY#	E3	STS	Secondary IRDY (Active LOW): Driven by the initiator of a transaction to indicate its ability to complete current data phase on the secondary side. Once asserted in a data phase, it is not deasserted until the end of the data phase. Before tri-stated, it is driven to a de-asserted state for one cycle.
S_TRDY#	DI	STS	Secondary TRDY (Active LOW): Driven by the target of a transaction to indicate its ability to complete current data phase on the secondary side. Once asserted in a data phase, it is not deasserted until the end of the data phase. Before tri-stated, it is driven to a de-asserted state for one cycle.
S_DEVSEL#	D2	STS	Secondary Device Select (Active LOW): Asserted by the target indicating that the device is accepting the transaction. As a master, PI7C8148A waits for the assertion of this signal within 5 cycles of S_FRAME# assertion; otherwise, terminate with master abort. Before tri-stated, it is driven to a de-asserted state for one cycle.
S_STOP#	D3	STS	Secondary STOP (Active LOW): Asserted by the target indicating that the target is requesting the initiator to stop the current transaction. Before tri-stated, it is driven to a de-asserted state for one cycle.
S_PERR#	C1	STS	Secondary Parity Error (Active LOW): Asserted when a data parity error is detected for data received on the secondary interface. Before being tri-stated, it is driven to a de-asserted state for one cycle.
S_SERR#	C2	Ι	Secondary System Error (Active LOW): Can be driven LOW by any device to indicate a system error condition.
S_REQ#[3:0]	P2, P1, N1, M2	Ι	Secondary Request (Active LOW): This is asserted by an external device to indicate that it wants to start a transaction on the secondary bus. The input is externally pulled up through a resistor to VDD.
S_GNT#[3:0]	N4, M4, P3, N3	TS	Secondary Grant (Active LOW): PI7C8148A asserts these pins to allow external masters to access the secondary bus. PI7C8148A de-asserts these pins for at least 2 PCI clock cycles before asserting it again. During idle and S_GNT# deasserted, PI7C8148A will drive S_AD, S_CBE, and S_PAR.
S_RST#	P4	0	 Secondary RESET (Active LOW): Asserted when any of the following conditions are met: 1. Signal P_RST# is asserted. 2. Secondary reset bit in bridge control register in configuration space is set. When asserted, all control signals are tri-stated and zeroes are driven on S_AD, S_CBE, and S_PAR.



1.2.3 CLOCK SIGNALS

Name	Pin Number	Туре	Description
P_CLK	M8	Ι	Primary Clock Input: Provides timing for all transactions on
			the primary interface.
S_CLKIN	M5	Ι	Secondary Clock Input: Provides timing for all transactions on the secondary interface.
S_CLKOUT[4:0]	M7, P6, N6, M6, P5	0	Secondary Clock Output: Provides secondary clocks phase synchronous with the P_CLK.
			One of the clock outputs must be fed back to S_CLKIN. Unused outputs may be disabled by:
			1. Writing the secondary clock disable bits in the configuration space
			2. Terminating them electrically.
P_CLKRUN#	A14	TS	Primary Clock Run: Allows main system to stop the primary clock based on the specifications in the <i>PCI Mobile Design Guide</i> , Revision 1.0. If unused, this pin should be tied to ground to signify that P_CLK is always running.
S_CLKRUN#	B3	TS	Secondary Clock Run: Allows main system to slow down or stop the secondary clock and is controlled by the primary or bit[4] offset 6Fh. If the secondary devices do not support CLKRUN, this pin should be pulled LOW by a 300 ohm resistor.

1.2.4 MISCELLANEOUS SIGNALS

Name	Pin Number	Туре	Description
ENUM#	B4	0	Hot Swap Status Indicator: The output of ENUM# indicates to the system that an insertion has occurred or that an extraction is about to occur.
LOO	B10	I/O	Hot Swap LED: The output of this pin lights an LED to indicate insertion or removal ready status. This pin may also be used as a input or detect pin. Every 500us, the pin tri-states for 8 primary PCI clock cycles to sample the status.
EJECT	C14	I	Hot Swap Switch. When driven LOW, this signal indicates that the board ejector handle indicates an insertion or impending extraction of a board.
EECLK	G13	0	EEPROM Clock: Clock signal to the EEPROM interface
EEPD	E1	TS	EEPROM Data: Serial data interface to the EEPROM
P_VIO	P9	Ι	Primary I/O Voltage: This pin is used to determine either 3.3V or 5V signaling on the primary bus. P_VIO must be tied to 3.3V only when all devices on the primary bus use 3.3V signaling. Otherwise, P_VIO is tied to 5V.
S_VIO	N5	I	Secondary I/O Voltage: This pin is used to determine either 3.3V or 5V signaling on the secondary bus. S_VIO must be tied to 3.3V only when all devices on the secondary bus use 3.3V signaling. Otherwise, S_VIO is tied to 5V.
SCAN_TM#	P7	Ι	Full-Scan Test Mode Enable: For normal operation, pull SCAN_TM# to HIGH. Manufacturing test pin.
SCAN_EN	N7	I/O	Full-Scan Enable Control: For normal operation, SCAN_TM# should be pulled HIGH and SCAN_EN becomes an output with logic 0. Manufacturing test pin.
BPCEE	A1	Ι	Bus/Power Clock Control Management Pin: When this pin is tied HIGH and the PI7C8148A is placed in the $D3_{HOT}$ power state, it enables the PI7C8148A to place the secondary bus in the B2 power state. The secondary clocks are disabled and driven to 0. When this pin is tied LOW, there is no effect on the secondary bus clocks when the PI7C8148A enters the $D3_{HOT}$ power state.



1.2.5 GENERAL PURPOSE I/O INTERFACE SIGNALS

Name	Pin Number	Туре	Description
GPIO[3:0]	M13, P13, N8, K2	TS	General Purpose I/O Data Pins: The 4 general-purpose signals are programmable as either input-only or bi-directional signals by writing the GPIO output enable control register in the
			configuration space.

1.2.6 POWER AND GROUND

Name	Pin Number	Туре	Description
VDD	D6, D7, D8, D9, F4,	Р	Power: 3.3V power
	F11, G4, G11, H4,		
	H11, J4, J11, L6, L7,		
	L8 ,L9		
VSS	B2, B13, C3, C12,	Р	Ground
	D4, D5, D10, D11,		
	E4, E11, K4, K11,		
	L4, L5, L10, L11,		
	M3, M12, N2, N13		



1.3 PIN LIST – 160-PIN LFBGA

Pin Number	Name	Туре	Pin Number	Name	Туре
Al	BPCEE	I	A2	S CBE#[1]	TS
A3	S_AD[15]	TS	A4	S AD[13]	TS
A5	S AD[10]	TS	A6	S CBE#[0]	TS
A7	S_AD[5]	TS	A8	S_AD[4]	TS
A9	S_AD[1]	TS	A10	P_AD[1]	TS
A11	P_AD[3]	TS	A12	P_AD[6]	TS
A13	P_CBE#[0]	TS	A14	P_CLKRUN#	TS
B1	S_PAR	TS	B2	VSS	Р
B3	S_CLKRUN#	TS	B4	ENUM#	0
B5	S_AD[11]	TS	B6	S_AD[8]	TS
B7	S_AD[6]	TS	B8	S_AD[3]	TS
B9	S_AD[0]	TS	B10	LOO	I/O
B11	P_AD[4]	TS	B12	P_AD[7]	TS
B13	VSS	P	B14	P_AD[8]	TS
C1	S_PERR#	STS	C2	S_SERR#	I
C3	VSS	P	C4	S_AD[14]	TS
C5 C7	S_AD[12]	TS TS	C6 C8	S_AD[9]	TS TS
C9	S_AD[7] P AD[0]	TS	C10	S_AD[2] P_AD[2]	TS
C11	P_AD[0] P_AD[5]	TS	C10 C12	VSS	P
C13	P_AD[9]	TS	C12 C14	EJECT	I I
D1	S TRDY#	STS	D2	S DEVSEL#	STS
D3	S STOP#	STS	D2 D4	VSS	P
D5	VSS	P	D6	VDD	P
D7	VDD	P	D8	VDD	P
D9	VDD	P	D10	VSS	P
D11	VSS	P	D12	P AD[10]	TS
D13	P AD[11]	TS	D14	P AD[12]	TS
E1	EEPD	TS	E2	S FRAME#	STS
E3	S IRDY#	STS	E4	VSS	Р
E11	VSS	Р	E12	P_AD[13]	TS
E13	P_AD[14]	TS	E14	P_AD[15]	TS
F1	S_AD[17]	TS	F2	S_AD[16]	TS
F3	S_CBE#[2]	TS	F4	VDD	Р
F11	VDD	Р	F12	P_CBE#[1]	TS
F13	P_PAR	TS	F14	P_SERR#	OD
G1	S_AD[20]	TS	G2	S_AD[19]	TS
G3	S_AD[18]	TS	G4	VDD	P
G11	VDD	P	G12	P_PERR#	G12
G13	EECLK	0	G14	P_STOP#	I
H1 H3	S_AD[21]	TS TS	H2 H4	S_AD[22] VDD	TS P
H3 H11	S_AD[23] VDD	15 P	H4 H12	P IRDY#	STS
H11 H13	P TRDY#	STS	H12 H14	P_IKDY# P DEVSEL#	STS
J1	S_CBE#[3]	TS	J2	S_AD[24]	TS
J3	S_AD[25]	TS	J2 J4	S_AD[24] VDD	15 P
J11	VDD	P	J12	P_AD[16]	TS
J13	P_CBE#[2]	TS	J12 J14	P FRAME#	STS
K1	S AD[26]	TS	K2	GPIO[0]	TS
K3	S_AD[27]	TS	K4	VSS	P
K11	VSS	P	K12	P_AD[19]	TS
K13	P_AD[18]	TS	K14	P_AD[17]	TS
L1	S_AD[28]	TS	L2	S_AD[29]	TS
L3	S_AD[30]	TS	L4	VSS	Р
L5	VSS	Р	L6	VDD	Р
L7	VDD	Р	L8	VDD	Р
L9	VDD	Р	L10	VSS	Р
L11	VSS	Р	L12	P_AD[22]	TS
L13	P_AD[21]	TS	L14	P AD[20]	TS



Pin Number	Name	Туре	Pin Number	Name	Туре
M1	S_AD[31]	TS	M2	S_REQ#[0]	I
M3	VSS	Р	M4	S_GNT#[2]	TS
M5	S_CLKIN	Ι	M6	S_CLKOUT[1]	0
M7	S_CLKOUT[4]	0	M8	P_CLK	Ι
M9	P_REQ#	TS	M10	P_AD[29]	TS
M11	P_AD[26]	TS	M12	VSS	Р
M13	GPIO[3]	TS	M14	P_AD[23]	TS
N1	S_REQ#[1]	Ι	N2	VSS	Р
N3	S_GNT#[0]	TS	N4	S_GNT#[3]	TS
N5	S_VIO	Ι	N6	S_CLKOUT[2]	0
N7	SCAN_EN	I/O	N8	GPIO[1]	TS
N9	P_GNT#	Ι	N10	P_AD[30]	TS
N11	P_AD[27]	TS	N12	P_AD[24]	TS
N13	VSS	Р	N14	P_IDSEL	Ι
P1	S_REQ#[2]	Ι	P2	S_REQ#[3]	Ι
P3	S_GNT#[1]	TS	P4	S_RST#	0
P5	S_CLKOUT[0]	0	P6	S_CLKOUT[3]	0
P7	SCAN_TM#	Ι	P8	P_RST#	Ι
P9	P_VIO	Ι	P10	P_AD[31]	TS
P11	P_AD[28]	TS	P12	P_AD[25]	TS
P13	GPIO[2]	TS	P14	P_CBE#[3]	TS

2 PCI BUS OPERATION

This Chapter offers information about PCI transactions, transaction forwarding across the bridge, and transaction termination. The bridge has two 128-byte FIFO's for buffering of upstream and downstream transactions. These hold addresses, data, commands, and byte enables that are used for write transactions. The bridge also has an additional four 128-byte FIFO's that hold addresses, data, commands, and byte enables for read transactions.

2.1 TYPES OF TRANSACTIONS

This section provides a summary of PCI transactions performed by the bridge. Table 2-1 lists the command code and name of each PCI transaction. The Master and Target columns indicate support for each transaction when the bridge initiates transactions as a master, on the primary (P) and secondary (S) buses, and when the bridge responds to transactions as a target, on the primary (P) and secondary (S) buses.

Types of Transactions		Initiates as Maste	Initiates as Master		s Target
		Primary	Secondary	Primary	Secondary
0000	Interrupt Acknowledge	N	Ν	N	N
0001	Special Cycle	Y	Y	Ν	Ν
0010	I/O Read	Y	Y	Y	Y
0011	I/O Write	Y	Y	Y	Y
0100	Reserved	Ν	Ν	Ν	Ν
0101	Reserved	Ν	Ν	Ν	Ν
0110	Memory Read	Y	Y	Y	Y
0111	Memory Write	Y	Y	Y	Y
1000	Reserved	Ν	Ν	Ν	Ν
1001	Reserved	Ν	Ν	Ν	Ν
1010	Configuration Read	Ν	Y	Y	Ν
1011	Configuration Write	Y (Type 1 only)	Y	Y	Y (Type 1 only)
1100	Memory Read Multiple	Y	Y	Y	Y

Table 2-1. PCI Transactions



Types of Transactions		Initiates as Master		Responds as Target	
		Primary	Secondary	Primary	Secondary
1101	Dual Address Cycle	Y	Y	Y	Y
1110	Memory Read Line	Y	Y	Y	Y
1111	Memory Write and Invalidate	Y	Y	Y	Y

As indicated in Table 2-1, the following PCI commands are not supported by the bridge:

- The bridge never initiates a PCI transaction with a reserved command code and, as a target, the bridge ignores reserved command codes.
- The bridge does not generate interrupt acknowledge transactions. The bridge ignores interrupt acknowledge transactions as a target.
- The bridge does not respond to special cycle transactions. The bridge cannot guarantee delivery of a special cycle transaction to downstream buses because of the broadcast nature of the special cycle command and the inability to control the transaction as a target. To generate special cycle transactions on other PCI buses, either upstream or downstream, Type 1 configuration write must be used.
- The bridge neither generates Type 0 configuration transactions on the primary PCI bus nor responds to Type 0 configuration transactions on the secondary PCI buses.

2.2 SINGLE ADDRESS PHASE

A 32-bit address uses a single address phase. This address is driven on P_AD[31:0], and the bus command is driven on P_CBE[3:0]. The bridge supports the linear increment address mode only, which is indicated when the lowest two address bits are equal to zero. If either of the lowest two address bits is nonzero, the bridge automatically disconnects the transaction after the first data transfer.

2.3 DEVICE SELECT (DEVSEL#) GENERATION

The bridge always performs positive address decoding (medium decode) when accepting transactions on either the primary or secondary buses. The bridge never does subtractive decode.

2.4 DATA PHASE

The address phase of a PCI transaction is followed by one or more data phases. A data phase is completed when IRDY# and either TRDY# or STOP# are asserted. A transfer of data occurs only when both IRDY# and TRDY# are asserted during the same PCI clock cycle. The last data phase of a transaction is indicated when FRAME# is de-asserted and both TRDY# and IRDY# are asserted, or when IRDY# and STOP# are asserted. See Section 2.8 for further discussion of transaction termination.

Depending on the command type, the bridge can support multiple data phase PCI transactions. For detailed descriptions of how the bridge imposes disconnect boundaries, see Section 2.5.4 for write address boundaries and Section 2.6.4 read address boundaries.

2.5 WRITE TRANSACTIONS

Write transactions are treated as either posted write or delayed write transactions. Table 2-2 shows the method of forwarding used for each type of write operation.



Type of Transaction	Type of Forwarding
Memory Write	Posted (except VGA memory)
Memory Write and Invalidate	Posted
Memory Write to VGA memory	Delayed
I/O Write	Delayed
Type 1 Configuration Write	Delayed

2.5.1 MEMORY WRITE TRANSACTIONS

Posted write forwarding is used for "Memory Write" and "Memory Write and Invalidate" transactions.

When the bridge determines that a memory write transaction is to be forwarded across the bridge, the bridge asserts DEVSEL# with medium timing and TRDY# in the next cycle, provided that enough buffer space is available in the posted memory write queue for the address and at least one DWORD of data. Under this condition, the bridge accepts write data without obtaining access to the target bus. The bridge can accept one DWORD of write data every PCI clock cycle. That is, no target wait state is inserted. The write data is stored in an internal posted write buffers and is subsequently delivered to the target. The bridge continues to accept write data until one of the following events occurs:

- The initiator terminates the transaction by de-asserting FRAME# and IRDY#.
- An internal write address boundary is reached, such as a cache line boundary or an aligned 4KB boundary, depending on the transaction type.
- The posted write data buffer fills up.

When one of the last two events occurs, the bridge returns a target disconnect to the requesting initiator on this data phase to terminate the transaction.

Once the posted write data moves to the head of the posted data queue, the bridge asserts its request on the target bus. This can occur while the bridge is still receiving data on the initiator bus. When the grant for the target bus is received and the target bus is detected in the idle condition, the bridge asserts FRAME# and drives the stored write address out on the target bus. On the following cycle, the bridge drives the first DWORD of write data and continues to transfer write data until all write data corresponding to that transaction is delivered, or until a target termination is received. As long as write data exists in the queue, the bridge can drive one DWORD of write data each PCI clock cycle; that is, no master wait states are inserted. If write data is flowing through the bridge and the initiator stalls, the bridge will signal the last data phase for the current transaction at the target bus if the queue empties. The bridge will restart the follow-on transactions if the queue has new data.

The bridge ends the transaction on the target bus when one of the following conditions is met:

- All posted write data has been delivered to the target.
- The target returns a target disconnect or target retry (the bridge starts another transaction to deliver the rest of the write data).
- The target returns a target abort (the bridge discards remaining write data).
- The master latency timer expires, and the bridge no longer has the target bus grant (the bridge starts another transaction to deliver remaining write data).

Section 2.8.3.2 provides detailed information about how the bridge responds to target termination during posted write transactions.



2.5.2 MEMORY WRITE AND INVALIDATE

Posted write forwarding is used for Memory Write and Invalidate transactions.

If offset 74h bits [8:7] = 11, the bridge disconnects Memory Write and Invalidate commands at aligned cache line boundaries. The cache line size value in the cache line size register gives the number of DWORD in a cache line.

If offset 74h bits [8:7] = 00, the bridge converts Memory Write and Invalidate transactions to Memory Write transactions at the destination.

If the value in the cache line size register does meet the memory write and invalidate conditions, the bridge returns a target disconnect to the initiator on a cache line boundary.

2.5.3 DELAYED WRITE TRANSACTIONS

Delayed write forwarding is used for I/O write transactions and Type 1 configuration write transactions.

A delayed write transaction guarantees that the actual target response is returned back to the initiator without holding the initiating bus in wait states. A delayed write transaction is limited to a single DWORD data transfer.

When a write transaction is first detected on the initiator bus, and the bridge forwards it as a delayed transaction, the bridge claims the access by asserting DEVSEL# and returns a target retry to the initiator. During the address phase, the bridge samples the bus command, address, and address parity one cycle later. After IRDY# is asserted, the bridge also samples the first data DWORD, byte enable bits, and data parity. This information is placed into the delayed transaction queue. The transaction is queued only if no other existing delayed transactions have the same address and command, and if the delayed transaction queue is not full. When the delayed write transaction moves to the head of the delayed transaction on the target bus. The bridge transfers the write data to the target. If the bridge receives a target retry in response to the write transaction on the target bus, it continues to repeat the write transaction until the data transfer is completed, or until an error condition is encountered.

If the bridge is unable to deliver write data after 2^{24} (default) or 2^{32} (maximum) attempts, the bridge will report a system error. The bridge also asserts P_SERR# if the primary SERR# enable bit is set in the command register. See Section 5.4 for information on the assertion of P_SERR#. When the initiator repeats the same write transaction (same command, address, byte enable bits, and data), and the completed delayed transaction is at the head of the queue, the bridge claims the access by asserting DEVSEL# and returns TRDY# to the initiator, to indicate that the write data was transferred. If the initiator requests multiple DWORD, the bridge also asserts STOP# in conjunction with TRDY# to signal a target disconnect. Note that only those bytes of write data with valid byte enable bits are compared. If any of the byte enable bits are turned off (driven HIGH), the corresponding byte of write data is not compared.

If the initiator repeats the write transaction before the data has been transferred to the target, the bridge returns a target retry to the initiator. The bridge continues to return a target retry to the initiator until write data is delivered to the target, or until an error condition is encountered. When the write transaction is repeated, the bridge does not make a new entry into the delayed transaction queue. Section 2.8.3.1 provides detailed information about how the bridge responds to target termination during delayed write transactions.



The bridge implements a discard timer that starts counting when the delayed write completion is at the head of the delayed transaction completion queue. The initial value of this timer can be set to the retry counter register offset 88h.

If the initiator does not repeat the delayed write transaction before the discard timer expires, the bridge discards the delayed write completion from the delayed transaction completion queue. The bridge also conditionally asserts P_SERR# (see Section 5.4).

2.5.4 WRITE TRANSACTION BOUNDARIES

The bridge imposes internal address boundaries when accepting write data. The aligned address boundaries are used to prevent the bridge from continuing a transaction over a device address boundary and to provide an upper limit on maximum latency. The bridge returns a target disconnect to the initiator when it reaches the aligned address boundaries under conditions shown in Table 2-3.

Type of Transaction	Condition	Aligned Address Boundary	
Delayed Write	All	Disconnects after one data transfer	
Posted Memory Write	Memory write disconnect control bit = $0^{(1)}$	4KB aligned address boundary	
Posted Memory Write	Memory write disconnect control bit = $1^{(1)}$	Disconnects at cache line boundary	
Posted Memory Write and	Cache line size $\neq 1, 2, 4, 8, 16$	4KB aligned address boundary	
Invalidate			
Posted Memory Write and	Cache line size = 1, 2, 4, 8, 16	Cache line boundary if posted memory	
Invalidate		write data FIFO does not have enough	
		space for the cache line	

Table 2-3. Write Transaction Disconnect Address Boundaries

Note 1. Memory write disconnect control bit is bit 1 of the chip control register at offset 44h in the configuration space.

2.5.5 BUFFERING MULTIPLE WRITE TRANSACTIONS

The bridge continues to accept posted memory write transactions as long as space for at least one DWORD of data in the posted write data buffer remains. If the posted write data buffer fills before the initiator terminates the write transaction, the bridge returns a target disconnect to the initiator.

Delayed write transactions are posted as long as at least one open entry in the delayed transaction queue exists. Therefore, several posted and delayed write transactions can exist in data buffers at the same time. See Chapter 5 for information about how multiple posted and delayed write transactions are ordered.

2.5.6 FAST BACK-TO-BACK TRANSACTIONS

The bridge can recognize and post fast back-to-back write transactions. When the bridge cannot accept the second transaction because of buffer space limitations, it returns a target retry to the initiator. The fast back-to-back enable bit must be set in the command register for upstream write transactions, and in the bridge control register for downstream write transactions.



2.6 READ TRANSACTIONS

Delayed read forwarding is used for all read transactions crossing the bridge. Delayed read transactions are treated as either prefetchable or non-prefetchable. Table 2-5 shows the read behavior, prefetchable or non-prefetchable, for each type of read operation.

2.6.1 PREFETCHABLE READ TRANSACTIONS

A prefetchable read transaction is a read transaction where the bridge performs speculative DWORD reads, transferring data from the target before it is requested from the initiator. This behavior allows a prefetchable read transaction to consist of multiple data transfers. However, byte enable bits cannot be forwarded for all data phases as is done for the single data phase of the non-prefetchable read transaction. For prefetchable read transactions, the bridge forces all byte enable bits to be turned on for all data phases.

Prefetchable behavior is used for memory read line and memory read multiple transactions, as well as for memory read transactions that fall into prefetchable memory space.

The amount of data that is pre-fetched depends on the type of transaction. The amount of pre-fetching may also be affected by the amount of free buffer space available in the bridge, and by any read address boundaries encountered.

Pre-fetching should not be used for those read transactions that have side effects in the target device, that is, control and status registers, FIFO's, and so on. The target device's base address register or registers indicate if a memory address region is prefetchable.

2.6.2 DYNAMIC PREFETCHING CONTROL

For prefetchable reads described in the previous section, the prefetching length is normally predefined and cannot be changed once it is set. This may cause some inefficiency as the prefetching length determined could be larger or smaller than the actual data being prefetched. To make prefetching more efficient, PI7C8148A incorporates dynamic prefetching control logic. This logic regulates the different PCI memory read commands (MR – memory read, MRL – memory read line, and MRM – memory read multiple) to improve memory read burst performance. The bridge tracks every memory read burst transaction and tallies the status. By using the status information, the bridge can determine to increase, reduce, or keep the same cache line length to be prefetched. Over time, the bridge can better match the correct cache line setting to the length of data being requested. The dynamic prefetching control logic is set with bits[3:2] offset 48h.

2.6.3 NON-PREFETCHABLE READ TRANSACTIONS

A non-prefetchable read transaction is a read transaction where the bridge requests one and only one DWORD from the target and disconnects the initiator after delivery of the first DWORD of read data. Unlike prefetchable read transactions, the bridge forwards the read byte enable information for the data phase.

Non-prefetchable behavior is used for I/O and configuration read transactions, as well as for memory read transactions that fall into non-prefetchable memory space.



If extra read transactions could have side effects, for example, when accessing a FIFO, use nonprefetchable read transactions to those locations. Accordingly, if it is important to retain the value of the byte enable bits during the data phase, use non-prefetchable read transactions. If these locations are mapped in memory space, use the memory read command and map the target into non-prefetchable (memory-mapped I/O) memory space to use non-prefetching behavior.

2.6.4 READ PREFETCH ADDRESS BOUNDARIES

The bridge imposes internal read address boundaries on read pre-fetched data. When a read transaction reaches one of these aligned address boundaries, the bridge stops pre-fetched data, unless the target signals a target disconnect before the read pre-fetched boundary is reached. When the bridge finishes transferring this read data to the initiator, it returns a target disconnect with the last data transfer, unless the initiator completes the transaction before all pre-fetched read data is delivered. Any leftover pre-fetched data is discarded.

Prefetchable read transactions in flow-through mode pre-fetch to the nearest aligned 4KB address boundary, or until the initiator de-asserts FRAME_L. Section 2.6.7 describes flow-through mode during read operations.

Table 2-4 shows the read prefetch address boundaries for read transactions during non-flow-through mode.

Type of Transaction	Address Space	Cache Line Size	Prefetch Aligned Address Boundary
		(CLS)	
Configuration Read	-	*	One DWORD (no prefetch)
I/O Read	-	*	One DWORD (no prefetch)
Memory Read	Non-Prefetchable	*	One DWORD (no prefetch)
Memory Read	Prefetchable	CLS = 0 or 16	16-DWORD aligned address boundary
Memory Read	Prefetchable	CLS = 1, 2, 4, 8, 16	Cache line address boundary
Memory Read Line	-	CLS = 0 or 16	16-DWORD aligned address boundary
Memory Read Line	-	CLS = 1, 2, 4, 8, 16	Cache line boundary
Memory Read Multiple	-	CLS = 0 or 16	32-DWORD aligned address boundary
Memory Read Multiple	-	CLS = 1, 2, 4, 8, 16	2X of cache line boundary

Table 2-4. Read Prefetch Address Boundaries

- does not matter if it is prefetchable or non-prefetchable

* don't care

Table 2-5. Read Transaction Prefetching

Type of Transaction	Read Behavior	
I/O Read	Prefetching never allowed	
Configuration Read	Prefetching never allowed	
Memory Read	Downstream: Prefetching used if address is prefetchable space	
	Upstream: Prefetching used or programmable	
Memory Read Line	Prefetching always used	
Memory Read Multiple	Prefetching always used	

See Section 3.3 for detailed information about prefetchable and non-prefetchable address spaces.

2.6.5 DELAYED READ REQUESTS

The bridge treats all read transactions as delayed read transactions, which means that the read request from the initiator is posted into a delayed transaction queue. Read data from the target is placed in the