

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







PI7C8154A 2-Port PCI-to-PCI Bridge REVISION 1.02



3545 North 1st Street, San Jose, CA 95134 Telephone: 1-877-PERICOM, (1-877-737-4266)

Fax: 408-435-1100

Email: solutions@pericom.com
Internet: http://www.pericom.com





LIFE SUPPORT POLICY

Pericom Semiconductor Corporation's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of PSC.

- 1) Life support devices or system are devices or systems which:
 - a) Are intended for surgical implant into the body or
 - b) Support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2) A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Pericom Semiconductor Corporation reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom Semiconductor does not assume any responsibility for use of any circuitry described other than the circuitry embodied in a Pericom Semiconductor product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Pericom Semiconductor Corporation.

All other trademarks are of their respective companies.



REVISION HISTORY

Date	Revision Number	Description		
07/10/04	0.03	Initial release of preliminary specification		
07/26/04	1.00	Initial release of specification to the web		
		Updated Power Dissipation in section 17.9		
		Updated T _{DELAY} in sections 17.4 and 17.5		
		Revised V _{IH} parameter in section 17.2		
11/24/09	1.01	Updated DC Specifications		
		Updated the Ambient Temperature to be Industrial Temp Compliant		
12/03/09	1.02	Added Appendix with Intel 21154 Pinout Comparison		




This page intentionally left blank.



TABLE OF CONTENTS


	NDIXE	
LIST (OF TABLES	10
LIST (OF TABLES	10
LIST (OF FIGURES	10
	DDUCTION	
1	SIGNAL DEFINITIONS	
1.1	SIGNAL TYPES	
1.2	SIGNALS	
1.2.1	PRIMARY BUS INTERFACE SIGNALS	
1.2.2	PRIMARY BUS INTERFACE SIGNALS – 64-BIT EXTENSION	
1.2.3	SECONDARY BUS INTERFACE SIGNALS	
1.2.4	SECONDARY BUS INTERFACE SIGNALS – 64-EXTENSTIO	
1.2.5	CLOCK SIGNALS	
1.2.6	MISCELLANEOUS SIGNALS	
1.2.7	GENERAL PURPOSE I/O INTERFACE SIGNALS	
1.2.7	JTAG BOUNDARY SCAN SIGNALS	
1.2.9	POWER AND GROUND	
1.2.9	PIN LIST	
2	SIGNAL DEFINITIONS	
2.1	TYPES OF TRANSACTIONS	
2.1	SINGLE ADDRESS PHASE	
2.2	DUAL ADDRESS PHASE	
2.3	DEVICE SELECT (DEVSEL#) GENERATION	
2.4	DATA PHASE	
2.6	WRITE TRANSACTIONS	
2.6.		
2.6. 2.6.		
	READ TRANSACTIONS	
2.7.		
2.7.		
2.7.		
2.7. 2.7.	2	
2.7.	5 PERILED RELEGION DELIVERY OF INVITATION DOS	
2.7.	7 FAST BACK-TO-BACK TRANSACTIONS CONFIGURATION TRANSACTIONS	
2.8		
2.8.		
2.8.		
2.8.		
2.8.		
2.9		
2.9.		
2.9.		
2.9.		
2.9.		
2.9.		
2.10	TRANSACTION FLOW THROUGH	37





	01 21122 02
Advance	Information

	2.11	TRANSACTION TERMINATION	37
	2.11.1		
	2.11.2		
	2.11.3		
	2.11.3	.1 DELAYED WRITE TARGET TERMINATION RESPONSE	39
	2.11.3		
	2.11.3		
	2.11.4	TARGET TERMINATION INITIATED BY PI7C8154A	42
	2.11.4	.1 TARGET RETRY	42
	2.11.4	.2 TARGET DISCONNECT	43
	2.11.4	.3 TARGET ABORT	43
3	ADDI	RESS DECODING	43
	3.1	ADDRESS RANGES	44
		I/O ADDRESS DECODING	
	3.2.1		
	3.2.2	ISA MODE	
		MEMORY ADDRESS DECODING	
	3.3.1	MEMORY-MAPPED I/O BASE AND LIMIT ADDRESS REGISTERS	
	3.3.2	PREFETCHABLE MEMORY BASE AND LIMIT ADDRESS REGISTERS	
	3.3.3	PREFETCHABLE MEMORY 64-BIT ADDRESSING REGISTERS	
		VGA SUPPORT	
	3.4.1	VGA MODE	
	3.4.2	VGA SNOOP MODE	
4		NSACTION ORDERING	
	4.1	TRANSACTIONS GOVERNED BY ORDERING RULES	50
	4.2	GENERAL ORDERING GUIDELINES	51
	4.3	ORDERING RULES	51
	4.4	DATA SYNCHRONIZATION	52
5	ERR	OR HANDLING	53
•			
		ADDRESS PARITY ERRORS	
		DATA PARITY ERRORS	
	5.2.1	CONFIGURATION WRITE TRANSACTIONS TO CONFIGURATION SPACE	
	5.2.2	READ TRANSACTIONS	
	5.2.3	DELAYED WRITE TRANSACTIONS	
	5.2.4	POSTED WRITE TRANSACTIONS	
		DATA PARITY ERROR REPORTING	
		SYSTEM ERROR (SERR#) REPORTING	
6	EXCI	JUSIVE ACCESS	62
	6.1	CONCURRENT LOCKS	62
	6.2	ACQUIRING EXCLUSIVE ACCESS ACROSS PI7C8154A	62
	6.2.1		
	6.2.2	LOCKED TRANSACTION IN UPSTREAM DIRECTION	64
	6.3	ENDING EXCLUSIVE ACCESS	64
7	PCI E	SUS ARBITRATION	64
	7.1	DDIMADY DOLD ADDITD ATION	
		PRIMARY PCI BUS ARBITRATIONSECONDARY PCI BUS ARBITRATION	
	7.2.1	SECONDARY BUS ARBITRATION USING THE INTERNAL ARBITER	
	7.2.1	PREEMPTIONPREEMPTION	
	7.2.2	SECONDARY BUS ARBITRATION USING AN EXTERNAL ARBITER	
	1.4.5	SECONDING DOS INDITIONATION COMICINAL AND INDITION	





	7.2.4	BUS PARKING	67
8	GEN	IERAL PURPOSE I/O INTERFACE	67
	8.1	GPIO CONTROL REGISTERS	68
	8.2	SECONDARY CLOCK CONTROL	
	8.3	LIVE INSERTION	
9		ROM INTERFACE	
	9.1	AUTO MODE EEPROM ACCESS	
	9.2	EEPROM MODE AT RESET	
	9.3 9.4	EEPROM DATA STRUCTUREEEPROM CONTENT	
4.0			
10		AL PRODUCT DATA (VPD)	
11	CLO	OCKS	72
	11.1	PRIMARY AND SECONDARY CLOCK INPUTS	72
	11.2	SECONDARY CLOCK OUTPUTS	72
12	PCI	POWER MANAGEMENT	72
13	RES	ET	74
	13.1	PRIMARY INTERFACE RESET	
	13.1	SECONDARY INTERFACE RESET	
	13.3	CHIP RESET	
14	CON	VFIGURATION REGISTERS	76
	14.1.		
	14.1.		
	14.1		
	14.1.		
	14.1		
	14.1.	6 REVISION ID REGISTER – OFFSET 08h	79
	14.1.		
	14.1.		
	14.1.		
	14.1.		
	14.1.		
	14.1.		
	14.1. 14.1.		
	14.1.		
	14.1.		
	14.1.		
	14.1.		
	14.1.	19 MEMORY LIMIT REGISTER – OFFSET 20h	82
	14.1.		
	14.1.		
	14.1.		
	14.1.	23 PREFETCHABLE MEMORY LIMIT ADDRESS UPPER 32-BITS REGISTER – OF 83	FSET 2Ch
	14.1.		83
	14.1.		
	14.1.	26 CAPABILITY POINTER REGISTER – OFFSET 34h	84
	14.1.	27 INTERRUPT LINE REGISTER – OFFSET 3Ch	84





15

16

		_
14.	INTERRUPT PIN REGISTER – OFFSET 3Ch	
14.	BRIDGE CONTROL REGISTER - OFFSET 3Ch	
14.	DIAGNOSTIC / CHIP CONTROL REGISTER – OFFSET 40h	
14.	ARBITER CONTROL REGISTER - OFFSET 40h	
14.	EXTENDED CHIP CONTROL REGISTER - OFFSET 48h	
14.	UPSTREAM MEMORY CONTROL REGISTER - OFFSET 48h	ð
14.	SECONDARY BUS ARBITER PREEMPTION CONTROL REGISTER - OFFSET 4Ch	
14.	HOT SWAP SWITCH TIME SLOT REGISTER – OFFSET 4Ch EEPROM AUTOLOAD CONTROL / STATUS REGISTER – OFFSET 50h	
14.	EEPROM ADDRESS / CONTROL REGISTER – OFFSET 54h	
14 14	EEPROM DATA REGISTER – OFFSET 54h	
14 14	UPSTREAM (S TO P) MEMORY BASE ADDRESS REGISTER – OFFSET 58h	
14.	UPSTREAM (S TO P) MEMORY LIMIT ADDRESS REGISTER – OFFSET 58h	
14.	UPSTREAM (S TO P) MEMORY BASE ADDRESS UPPER 32-BIT REGISTER – OFFSET	
5Cl	90	
14.	UPSTREAM (S TO P) MEMORY LIMIT ADDRESS UPPER 32-BIT REGISTER – OFFSET	r
60h	90	!
14.	P SERR# EVENT DISABLE REGISTER – OFFSET 64h	Q/
14.	GPIO DATA AND CONTROL REGISTER – OFFSET 64h	
14.	SECONDARY CLOCK CONTROL REGISTER – OFFSET 68h	
14.	P_SERR# STATUS REGISTER – OFFSET 68h	
14.	PORT OPTION REGISTER – OFFSET 74h	
14.	SECONDARY MASTER TIMEOUT COUNTER REGISTER – OFFSET 80h	
14.	PRIMARY MASTER TIMEOUT COUNTER REGISTER – OFFSET 80h	
14.	CAPABILITY ID REGISTER – OFFSET BOh	
14.	NEXT POINTER REGISTER – OFFSET BOh	
14.	SLOT NUMBER REGISTER – OFFSET BOh	
14.	CHASSIS NUMBER REGISTER – OFFSET B0h	
14.	CAPABILITY ID REGISTER – OFFSET DCh	
14.	NEXT ITEM POINTER REGISTER – OFFSET DCh	
14.	POWER MANAGEMENT CAPABILITIES REGISTER – OFFSET DCh	
14.	POWER MANAGEMENT DATA REGISTER - OFFSET E0h	
14.	PPB SUPPORT EXTENSIONS REGISTER – OFFSET E0h	98
14.	DATA REGISTER – OFFSET E0h.	
14.	CAPABILITY ID REGISTER – OFFSET E4h	
14.	NEXT POINTER REGISTER – OFFSET E4h	98
14.	HOT SWAP CONTROL AND STATUS REGISTER – OFFSET E4h	98
14.	CAPABILITY ID REGISTER – OFFSET E8h	
14.	NEXT POINTER REGISTER – OFFSET E8h	99
14.	VPD REGISTER – OFFSET E8h	99
14.	VPD DATA REGISTER – OFFSET ECh	99
BR	BEHAVIOR	.100
	OGE ACTIONS FOR VARIOUS CYCLE TYPES	
15.1	ORMAL TERMINATION (INITIATED BY BRIDGE MASTER)	
15.2		
15.2 15.2	MASTER ABORT PARITY AND ERROR REPORTING	
15.2 15.2	REPORTING PARITY ERRORS	
15.2 15.2	SECONDARY IDSEL MAPPING	
1EF	0.1 COMPATIBLE JTAG CONTROLLER	
16.1	NDARY SCAN ARCHITECTURE	
16	TAP PINS	
16	INSTRUCTION REGISTER	10



PI7C8154A ASYNCHRONOUS 2-PORT PCI-to-PCI BRIDGE

Advance Information

16.2	BOUNDARY SCAN INSTRUCTION SET	103
16.3	TAP TEST DATA REGISTERS	
16.4	BYPASS REGISTER	
16.5	BOUNDARY SCAN REGISTER	
16.6	TAP CONTROLLER	
17 EL	ECTRICAL AND TIMING SPECIFICATIONS	109
17.1	MAXIMUM RATINGS	109
17.2	DC SPECIFICATIONS	
17.3	AC SPECIFICATIONS	110
17.4	66MHZ PCI SIGNALING TIMING	110
17.5	33MHZ PCI SIGNALING TIMING	110
17.6	RESET TIMING	111
17.7	GPIO TIMING (66MHZ & 33MHZ)	111
17.8	JTAG TIMING	111
17.9	POWER CONSUMPTION	111
18 PA	CKAGE INFORMATION	112
18.1	304-BALL PBGA PACKAGE DIAGRAM	112
18.2	ORDERING INFORMATION	
19	APPENDIX	113
19 1	PI7C8154/A/B vs. Intel 21154 PBGA-304	113



LIST OF TABLES

TABLE 2-1 PCI TRANSACTIONS	23
TABLE 2-2 WRITE TRANSACTION FORWARDING	
TABLE 2-3 WRITE TRANSACTION DISCONNECT ADDRESS BOUND	DARIES27
TABLE 2-4 READ PREFETCH ADDRESS BOUNDARIES	29
TABLE 2-5 READ TRANSACTION PREFETCHING	29
TABLE 2-6 DEVICE NUMBER TO IDSEL S_AD PIN MAPPING	33
TABLE 2-7 DELAYED WRITE TARGET TERMINATION RESPONSE	41
TABLE 2-8 RESPONSE TO POSTED WRITE TARGET TERMINATION	N41
TABLE 2-9 RESPONSE TO DELAYED READ TARGET TERMINATION	ON42
TABLE 4-1 SUMMARY OF TRANSACTION ORDERING	
TABLE 5-1 SETTING THE PRIMARY INTERFACE DETECTED PARI	TY ERROR BIT (BIT 31 OF OFFSET
04H)	58
TABLE 5-2 SETTING THE SECONDARY INTERFACE DETECTED PA	ARITY ERROR BIT58
TABLE 5-3 SETTING THE PRIMARY INTERFACE DATA PARITY D	ETECTED BIT (BIT 24 OF OFFSET 04H)
TABLE 5-4 SETTING THE SECONDARY INTERFACE DATA PARITY	
TABLE 5-5 ASSERTION OF P_PERR#	
TABLE 5-6 ASSERTION OF S_PERR#	
TABLE 5-7 ASSERTION OF P_SERR# FOR DATA PARITY ERRORS.	61
TABLE 8-1 GPIO OPERATION	
TABLE 8-2 GPIO SERIAL DATA FORMAT	69
TABLE 12-1 POWER MANAGEMENT TRANSITIONS	
TABLE 14-1 CONFIGURATION SPACE MAP	76
TABLE 16-1 TAP PINS	
TABLE 16-2 JTAG BOUNDARY REGISTER ORDER	105
LIST OF FIGURES	
EIST OF FIGURES	
FIGURE 7-1 SECONDARY ARBITER EXAMPLE	ERROR! BOOKMARK NOT DEFINED.
FIGURE 16-1 TEST ACCESS PORT DIAGRAM	
FIGURE 17-1 PCI SIGNAL TIMING MEASUREMENT CONDITIONS	
FIGURE 18-1 304-BALL PBGA PACKAGE OUTLINE	



INTRODUCTION

Product Description

The PI7C8154A is Pericom Semiconductor's PCI-to-PCI Bridge, designed to be fully compliant with the 64-bit, 66MHz implementation of the *PCI Local Bus Specification, Revision 2.2.* The PI7C8154A supports synchronous bus transactions between devices on the Primary Bus and the Secondary Buses operating up to 66MHz. The primary and secondary buses can also operate in concurrent mode, resulting in added increase in system performance.

Product Features

- 64-bit Primary and Secondary Ports run up to 66MHz
- Compliant with the *PCI Local Bus Specification*, Revision 2.2
- Compliant with *PCI-to-PCI Bridge Architecture Specification*, Revision 1.1.
 - All I/O and memory commands
 - Type 1 to Type 0 configuration conversion
 - Type 1 to Type 1 configuration forwarding
 - Type 1 configuration write to special cycle conversion
- Compliant with the PCI Power Management Specification, Revision 1.1
- Provides internal arbitration for nine secondary bus masters
 - Programmable 2-level priority arbiter
- Supports serial EEPROM interface for register auto-load and VPD access
- Dynamic Prefetching Control
- Supports posted write buffers in all directions
- 512 byte upstream posted memory write
- 512 byte downstream posted memory write
- 1024 byte upstream read data buffer
- 1024 byte downstream read data buffer
- Enhanced address decoding
- 32-bit I/O address range
- 32-bit memory-mapped I/O address range
- 64-bit prefetchable address range
- IEEE 1149.1 JTAG interface support
- Industrial temperature range -40°C to 85°C
- 3.3V and 5V signaling
- 304-pin PBGA package
 - Pb-free & Green available



1 SIGNAL DEFINITIONS

1.1 SIGNAL TYPES

Signal Type	Description
I	Input Only
0	Output Only
P	Power
TS	Tri-State bi-directional
STS	Sustained Tri-State. Active LOW signal must be pulled HIGH for 1 cycle when deasserting.
OD	Open Drain

1.2 SIGNALS

Note: Signal names that end with "#" are active LOW.

1.2.1 PRIMARY BUS INTERFACE SIGNALS

Name	Pin #	Type	Description
P_AD[31:0]	U2, U4, U1, V2, V1, V3,	TS	Primary Address / Data: Multiplexed address and
	W2, W1, W4, Y3, AA1,		data bus. Address is indicated by P_FRAME#
	AA3, Y4, AB3, AA4, Y5,		assertion. Write data is stable and valid when
	AB8, AA8, AC9, AB9,		P_IRDY# is asserted and read data is stable and
	AA9, AC10, AA10, Y11,		valid when P_TRDY# is asserted. Data is
	AB11, AA11, AA12, AB12,		transferred on rising clock edges when both
	AB13, AA13, Y13, AA14		P_IRDY# and P_TRDY# are asserted. During bus
			idle, bridge drives P_AD[31:0] to a valid logic level
- c			when P_GNT# is asserted.
P_CBE[3:0]	Y2, AB4, AA7, AC11	TS	Primary Command/Byte Enables: Multiplexed
			command field and byte enable field. During
			address phase, the initiator drives the transaction
			type on these pins. After that, the initiator drives the
			byte enables during data phases. During bus idle,
			bridge drives P_CBE[3:0] to a valid logic level when P GNT# is asserted.
P PAR	AB7	TS	Primary Parity. P_PAR is even parity of
P_PAK	AD/	13	P AD[31:0] and P CBE[3:0] (i.e. an even number
			of 1's). P PAR is valid and stable one cycle after
			the address phase (indicated by assertion of
			P FRAME#) for address parity. For write data
			phases, P PAR is valid one clock after P IRDY# is
			asserted. For read data phase, P PAR is valid one
			clock after P_TRDY# is asserted. Signal P_PAR is
			tri-stated one cycle after the P_AD lines are tri-
			stated. During bus idle, BRIDGE drives P PAR to
			a valid logic level when P_GNT# is asserted.
P_FRAME#	AA5	STS	Primary FRAME (Active LOW). Driven by the
			initiator of a transaction to indicate the beginning
			and duration of an access. The de-assertion of
			P_FRAME# indicates the final data phase requested
			by the initiator. Before being tri-stated, it is driven
			to a de-asserted state for one cycle.





Advance Information

Name	Pin #	Type	Description
P IRDY#	AC5	STS	Primary IRDY (Active LOW). Driven by the
_			initiator of a transaction to indicate its ability to
			complete current data phase on the primary side.
			Once asserted in a data phase, it is not de-asserted
			until the end of the data phase. Before tri-stated, it
			is driven to a de-asserted state for one cycle.
P_TRDY#	AB5	STS	Primary TRDY (Active LOW). Driven by the
			target of a transaction to indicate its ability to
			complete current data phase on the primary side.
			Once asserted in a data phase, it is not de-asserted
			until the end of the data phase. Before tri-stated,
			it is driven to a de-asserted state for one cycle.
P_DEVSEL#	AA6	STS	Primary Device Select (Active LOW). Asserted
			by the target indicating that the device is accepting
			the transaction. As a master, bridge waits for the
			assertion of this signal within 5 cycles of
			P_FRAME# assertion; otherwise, terminate with
			master abort. Before tri-stated, it is driven to a
D CTOD#	A.C.C.	OTTO	de-asserted state for one cycle.
P_STOP#	AC6	STS	Primary STOP (Active LOW). Asserted by the target indicating that the target is requesting the
			initiator to stop the current transaction. Before tri- stated, it is driven to a de-asserted state for one
			cycle.
P LOCK#	AB6	I	Primary LOCK (Active LOW). Asserted by an
1_LOCK#	Abo	1	initiator, one clock cycle after the first address phase
			of a transaction, attempting to perform an operation
			that may take more than one PCI transaction to
			complete.
P IDSEL	Y1	I	Primary ID Select. Used as a chip select line for
1_10022		-	Type 0 configuration access to bridge configuration
			space.
P PERR#	AC7	STS	Primary Parity Error (Active LOW). Asserted
_			when a data parity error is detected for data received
			on the primary interface. Before being tri-stated, it
			is driven to a de-asserted state for one cycle.
P_SERR#	Y7	OD	Primary System Error (Active LOW). Can be
_			driven LOW by any device to indicate a system
			error condition. Bridge drives this pin on:
			 Address parity error
			 Posted write data parity error on target bus
			 Secondary S_SERR# asserted
			 Master abort during posted write transaction
			Target abort during posted write transaction
1			Posted write transaction discarded
1			Delayed write request discarded
1			Delayed read request discarded
1			Delayed transaction master timeout This girmal requires on systemal pull up register for
1			This signal requires an external pull-up resistor for
D DEO#	112	TS	proper operation.
P_REQ#	U3	18	Primary Request (Active LOW): This is asserted by BRIDGE to indicate that it wants to start a
1			transaction on the primary bus. Bridge de-asserts
1			this pin for at least 2 PCI clock cycles before
			asserting it again.
P GNT#	R2	I	Primary Grant (Active LOW): When asserted,
1_0111#	132	1	PI7C8154A can access the primary bus. During idle
1			and P GNT# asserted, bridge will drive P AD,
1			P_CBE, and P_PAR to valid logic levels.
P RESET#	R3	I	Primary RESET (Active LOW): When
12221"		1	P RESET# is active, all PCI signals should be
1			asynchronously tri-stated.
L	1	-1	, ,

Name	Pin #	Type	Description
P_M66EN	AB10	I	Primary Interface 66MHz Operation.
			This input is used to specify if bridge is capable of
			running at 66MHz. For 66MHz operation on the
			Primary bus, this signal should be pulled "HIGH".
			For 33MHz operation on the Primary bus, this signal
			should be pulled "LOW". In this condition,
			S_M66EN will be driven "LOW", forcing the
			secondary bus to run at 33MHz also.

1.2.2 PRIMARY BUS INTERFACE SIGNALS – 64-BIT EXTENSION

Name	Pin #	Type	Description
P_AD[63:32]	AA16, AB16, AA17, AB17,	TS	Primary Upper 32-bit Address / Data:
	Y17, AB18, AC18, AA18,		Multiplexed address and data bus providing an
	AC19, AA19, AB20, Y19,		additional 32 bits to the primary. When a dual
	AA20, AB21, AC21, AA21,		address command is used and P_REQ64# is
	Y20, AA23, Y21, W20,		asserted, the initiator drives the upper 32 bits of the
	Y23, W21, W23, W22, V21,		64-bit address. Otherwise, these bits are undefined
	V23, V22, U23, U20, U22,		and driven to valid logic levels. During the data
	T23, T22		phase of a transaction, the initiator drives the upper
			32 bits of the 64-bit write data, or the target drives
			the upper 32 bits of the 64-bit read data, when
			P_REQ64# and P_ACK64# are both asserted.
			Otherwise, these bits are pulled up to a valid logic
D CDESE (1)	1115 1015 1115 1615	ma	level through external resistors.
P_CBE[7:4]	AA15, AB15, Y15, AC15	TS	Primary Upper 32-bit Command/Byte Enables:
			Multiplexed command field and byte enable field.
			During address phase, when the dual address command is used and P REQ64# is asserted, the
			initiator drives the transaction type on these pins.
			Otherwise, these bits are undefined, and the initiator
			drives a valid logic level onto the pins. For read and
			write transactions, the initiator drives these bits for
			the P_AD[63:32] data bits when P_REQ64# and
			P ACK64# are both asserted. When not driven,
			these bits are pulled up to a valid logic level through
			external resistors.
P_PAR64	T21	TS	Primary Upper 32-bit Parity: P_PAR64 carries
			the even parity of P_AD[63:32] and P_CBE[7:4] for
			both address and data phases. P_PAR64 is driven
			by the initiator and is valid 1 cycle after the first
			address phase when a dual address command is used
			and P_REQ64# is asserted. P_PAR64 is valid 1
			clock cycle after the second address phase of a dual
			address transaction when P_REQ64# is asserted.
			P_PAR64 is valid 1 cycle after valid data is driven
			when both P_REQ64# and P_ACK64# are asserted
			for that data phase. P_PAR64 is driven by the
			device driving read or write data 1 cycle after the P AD lines are driven. P PAR64 is tri-stated 1
			cycle after the P AD lines are tri-stated. Devices
			receive data sample P PAR64 as an input to check
			for possible parity errors during 64-bit transactions.
			When not driven, P PAR64 is pulled up to a valid
			logic level through external resistors.
			10510 10 tot allough external resistors.



Name	Pin #	Type	Description
P_REQ64#	AC14	STS	Primary 64-bit Transfer Request: P_REQ64# is asserted by the initiator to indicate that the initiator is requesting a 64-bit data transfer. P_REQ64# has the same timing as P_FRAME#. When P_REQ64# is asserted LOW during reset, a 64-bit data path is supported. When P_REQ64# is HIGH during reset, bridge drives P_AD[63:32], P_CBE[7:4], and P_PAR64 to valid logic levels. When deasserting, P_REQ64# is driven to a deasserted state for 1 cycle and then sustained by an external pull-up resistor.
P_ACK64#	AB14	STS	Primary 64-bit Transfer Acknowledge: P_ACK64# is asserted by the target only when P_REQ64# is asserted by the initiator to indicate the target's ability to transfer data using 64 bits. P_ACK64# has the same timing as P_DEVSEL#. When deasserting, P_ACK64# is driven to a deasserted state for 1 cycle and then is sustained by an external pull-up resistor.

1.2.3 SECONDARY BUS INTERFACE SIGNALS

Name	Pin #	Type	Description
S_AD[31:0]	C3, A3, B3, C4, A4, B4, C5,	TS	Secondary Address/Data: Multiplexed address and
	B5, A6, A7, D7, B7, A8,		data bus. Address is indicated by S_FRAME#
	B8, C8, A9, C13, B13, A13,		assertion. Write data is stable and valid when
	D13, C14, B14, C15, B15,		S IRDY# is asserted and read data is stable and
	C16, B16, C17, B17, D17,		valid when S_IRDY# is asserted. Data is
	A17, B18, A18		transferred on rising clock edges when both
			S_IRDY# and S_TRDY# are asserted. During bus
			idle, bridge drives S AD[31:0] to a valid logic level
			when S_GNT# is asserted respectively.
S_CBE[3:0]	C6, D9, C12, A15	TS	Secondary Command/Byte Enables: Multiplexed
			command field and byte enable field. During
			address phase, the initiator drives the transaction
			type on these pins. The initiator then drives the byte
			enables during data phases. During bus idle, bridge
			drives S_CBE[3:0] to a valid logic level when the
			internal grant is asserted.
S_PAR	B12	TS	Secondary Parity: S_PAR is an even parity of
			S_AD[31:0] and S_CBE[3:0] (i.e. an even number
			of 1's). S_PAR is valid and stable one cycle after
			the address phase (indicated by assertion of
			S_FRAME#) for address parity. For write data
			phases, S_PAR is valid one clock after S_IRDY# is
			asserted. For read data phase, S_PAR is valid one
			clock after S_TRDY# is asserted. Signal S_PAR is
			tri-stated one cycle after the S_AD lines are tri-
			stated. During bus idle, bridge drives S_PAR to a
			valid logic level when the internal grant is asserted.
S_FRAME#	В9	STS	Secondary FRAME (Active LOW): Driven by the
			initiator of a transaction to indicate the beginning
			and duration of an access. The de-assertion of
			S_FRAME# indicates the final data phase requested
			by the initiator. Before being tri-stated, it is driven
			to a de-asserted state for one cycle.
S_IRDY#	C9	STS	Secondary IRDY (Active LOW): Driven by the
			initiator of a transaction to indicate its ability to
			complete current data phase on the secondary side.
			Once asserted in a data phase, it is not de-asserted
			until the end of the data phase. Before tri-stated, it
			is driven to a de-asserted state for one cycle.





Advance Information

Name	Pin #	Type	Description
S_TRDY#	A10	STS	Secondary TRDY (Active LOW): Driven by the
			target of a transaction to indicate its ability to
			complete current data phase on the secondary side.
			Once asserted in a data phase, it is not de-asserted
			until the end of the data phase. Before tri-stated, it is driven to a de-asserted state for one cycle.
S_DEVSEL#	B10	STS	Secondary Device Select (Active LOW): Asserted
5_52,522		515	by the target indicating that the device is accepting
			the transaction. As a master, bridge waits for the
			assertion of this signal within 5 cycles of
			S_FRAME# assertion; otherwise, terminate with
			master abort. Before tri-stated, it is driven to a de-
S STOP#	C10	STS	asserted state for one cycle. Secondary STOP (Active LOW): Asserted by the
5_5101#	C10	515	target indicating that the target is requesting the
			initiator to stop the current transaction. Before tri-
			stated, it is driven to a de-asserted state for one
			cycle.
S_LOCK#	A11	STS	Secondary LOCK (Active LOW): Asserted by an
			initiator, one clock cycle after the first address phase of a transaction, when it is propagating a locked
			transaction downstream. Bridge does not propagate
			locked transactions upstream.
S_PERR#	C11	STS	Secondary Parity Error (Active LOW): Asserted
_			when a data parity error is detected for data received
			on the secondary interface. Before being tri-stated,
a aenn"	711		it is driven to a de-asserted state for one cycle.
S_SERR#	B11	I	Secondary System Error (Active LOW): Can be
			driven LOW by any device to indicate a system error condition.
S_REQ#[8:0]	E1, E3, D2, D1, E4, D3, C2,	I	Secondary Request (Active LOW): This is
~ <[]	C1, D4		asserted by an external device to indicate that it
			wants to start a transaction on the secondary bus.
			The input is externally pulled up through a resistor
C CNIT//[O O]	H1 C2 C2 C4 C1 F2 F1	TC	to VDD.
S_GNT#[8:0]	H1, G3, G2, G4, G1, F2, F1, F3, E2	TS	Secondary Grant (Active LOW): PI7C8154A asserts these pins to allow external masters to access
	15, 62		the secondary bus. Bridge de-asserts these pins for
			at least 2 PCI clock cycles before asserting it again.
			During idle and S_GNT# deasserted, PI7C8154A
			will drive S_AD, S_CBE, and S_PAR.
S_RESET#	H2	О	Secondary RESET (Active LOW): Asserted when
			any of the following conditions are met:
			Signal P_RESET# is asserted. Secondary reset bit in bridge control register in
			configuration space is set.
			3. The chip reset bit in the chip control register in
			configuration space is set.
			When asserted, all control signals are tri-stated and
			zeroes are driven on S_AD, S_CBE, S_PAR, and
S_M66EN	A14	I/OD	S_PAR64. Secondary Interface 66MHz Operation: This
D_MODEIN	714	1/00	input is used to specify if bridge is capable of
			running at 66MHz on the secondary side. When
			HIGH, the Secondary bus may run at 66MHz.
			When LOW, the Secondary bus may only run at
			33MHz. If P_M66EN is pulled LOW, the
C CENT	V1	Y	S_M66EN is driven LOW.
S_CFN#	K1	I	Secondary Bus Central Function Control Pin: When tied LOW, it enables the internal arbiter.
			When fied HIGH, an external arbiter must be used.
			S REQ#[0] is reconfigured to be the secondary bus
			grant input, and S_GNT#[0] is reconfigured to be
			the secondary bus request output.



1.2.4 SECONDARY BUS INTERFACE SIGNALS – 64-EXTENSTION

Name	Pin #	Type	Description
S_AD[63:32]	C20, A21, D20, C21, C23, C22, D21, E20, D22, E21, E23, F21, F23, F22, G20, G22, G21, H23, H22, H21, J23, J20, J22, K23, K22, K21, L23, L21, L22, M22, M23, M21	TS	Secondary Upper 32-bit Address/Data: Multiplexed address and data bus. Address is indicated by S_FRAME# assertion. Write data is stable and valid when S_IRDY# is asserted and read data is stable and valid when S_IRDY# is asserted. Data is transferred on rising clock edges when both S_IRDY# and S_TRDY# are asserted. During bus idle, bridge drives S_AD to a valid logic level when S_GNT# is asserted respectively.
S_CBE[7:4]	A19, C19, A20, D19	TS	Secondary Upper 32-bit Command/Byte Enables: Multiplexed command field and byte enable field. During address phase, the initiator drives the transaction type on these pins. The initiator then drives the byte enables during data phases. During bus idle, bridge drives S_CBE[7:0] to a valid logic level when the internal grant is asserted.
S_PAR64	N21	TS	Secondary Upper 32-bit Parity: S_PAR64 carries the even parity of S_AD[63:32] and S_CBE[7:4] for both address and data phases. S_PAR64 is driven by the initiator and is valid 1 cycle after the first address phase when a dual address command is used and S_REQ64# is asserted. S_PAR64 is valid 1 clock cycle after the second address phase of a dual address transaction when S_REQ64# is asserted. S_PAR64 is valid 1 cycle after valid data is driven when both S_REQ64# and S_ACK64# are asserted for that data phase. S_PAR64 is driven by the device driving read or write data 1 cycle after the S_AD lines are driven. S_PAR64 is tri-stated 1 cycle after the S_AD lines are tri-stated. Devices receive data sample S_PAR64 as an input to check for possible parity errors during 64-bit transactions. When not driven, S_PAR64 is pulled up to a valid logic level through external resistors.
S_REQ64#	B19	STS	Secondary 64-bit Transfer Request: S_REQ64# is asserted by the initiator to indicate that the initiator is requesting a 64-bit data transfer. S_REQ64# has the same timing as S_FRAME#. When S_REQ64# is asserted LOW during reset, a 64-bit data path is supported. When S_REQ64# is HIGH during reset, bridge drives S_AD[63:32], S_CBE[7:4], and S_PAR64 to valid logic levels. When deasserting, S_REQ64# is driven to a deasserted state for 1 cycle and then sustained by an external pull-up resistor.
S_ACK64#	C18	STS	Secondary 64-bit Transfer Acknowledge: S_ACK64# is asserted by the target only when S_REQ64# is asserted by the initiator to indicate the target's ability to transfer data using 64 bits. S_ACK64# has the same timing as S_DEVSEL#. When deasserting, S_ACK64# is driven to a deasserted state for 1 cycle and then is sustained by an external pull-up resistor.

1.2.5 CLOCK SIGNALS

Name	Pin#	Type	Description
P_CLK	T3	I	Primary Clock Input: Provides timing for all
			transactions on the primary interface



Name	Pin #	Type	Description
S_CLKIN	J4	I	Secondary Clock Input: Provides timing for all
			transactions on the secondary interface.
S_CLKOUT[9:0]	P1, P2, P3, N1, N3, M2, M1, M3, L3, L2	O	Secondary Clock Output: Provides secondary clocks phase synchronous with the P_CLK. When these clocks are used, one of the clock outputs must be fed back to S_CLKIN. Unused outputs may be disabled by: 1. Writing the secondary clock disable bits in the configuration space 2. Using the serial disable mask using the GPIO pins and MSK_IN 3. Terminating them electrically.

1.2.6 MISCELLANEOUS SIGNALS

Name	Pin #	Type	Description
MSK_IN	R21	I	Secondary Clock Disable Serial Input: This pin is used by bridge to disable secondary clock outputs. The serial stream is received by MSK_IN, starting when P_RESET is detected deasserted and S_RESET# is detected as being asserted. The serial data is used for selectively disabling secondary clock outputs and is shifted into the secondary clock control configuration register. This pin can be tied LOW to enable all secondary clock outputs or tied HIGH to drive all the secondary clock outputs HIGH.
P_VIO	R20	I	Primary I/O Voltage: This pin is used to determine either 3.3V or 5V signaling on the primary bus. P_VIO must be tied to 3.3V only when all devices on the primary bus use 3.3V signaling. Otherwise, P_VIO is tied to 5V.
S_VIO	N22	I	Secondary I/O Voltage: This pin is used to determine either 3.3V or 5V signaling on the secondary bus. S_VIO must be tied to 3.3V only when all devices on the secondary bus use 3.3V signaling. Otherwise, S_VIO is tied to 5V.
ВРССЕ	R4	I	Bus/Power Clock Control Management Pin: When this pin is tied HIGH and the bridge is placed in the D2 or D3 _{HOT} power state, it enables the bridge to place the secondary bus in the B2 power state. The secondary clocks are disabled and driven to 0. When this pin is tied LOW, there is no effect on the secondary bus clocks when the bridge enters the D2 or D3 _{HOT} power state.
CONFIG66	R22	I	66MHz Configuration: This pin indicates if the bridge is capable of running at 66MHz operation. Tie HIGH to set bit [21] of offset 04h of the status register.
PMEENA#	D11	I	Power Management Enable Support: This pin sets bits [31:27] offset DEh of the Power Management Capabilities Register. When tied LOW, bits [31:27] offset DEh are set to 11111 to indicate that the secondary devices are capable of asserting PME#. When this pin is tied HIGH, bits [31:27] offset DEh are set to 00000 to indicate that PI7C8154A does not support the PME# pin. For Intel 21154, this pin is defined as VDD. For more info, please refer to Appendix on page 113.



EEDATA	A22	I/O	EEPROM Data: Serial data interface to the EEPROM. For Intel 21154, this pin is defined as VDD. For more info, please refer to Appendix on page 113.
EECLK	A23	0	EEPROM Clock: Clock signal to the EEPROM interface used during the autoload and VPD functions. For Intel 21154, this pin is defined as VSS. For more info, please refer to Appendix on page 113.
EE_EN#	AC22	I	EEPROM Enable: Set to LOW to enable EEPROM interface. For Intel 21154, this pin is defined as VDD. For more info, please refer to Appendix on page 113.

1.2.7 GENERAL PURPOSE I/O INTERFACE SIGNALS

Name	Pin #	Type	Description
GPIO[3:0]	K2, K3, L4, L1	TS	General Purpose I/O Data Pins: The 4 general-
			purpose signals are programmable as either input-
			only or bi-directional signals by writing the GPIO
			output enable control register in the configuration
			space.

1.2.8 JTAG BOUNDARY SCAN SIGNALS

Name	Pin #	Туре	Description
TCK	N20	I	Test Clock. Used to clock state information and data into and out of the bridge during boundary scan.
TMS	P21	I	Test Mode Select. Used to control the state of the Test Access Port controller.
TDO	P22	0	Test Data Output. Used as the serial output for the test instructions and data from the test logic.
TDI	P23	I	Test Data Input. Serial input for the JTAG instructions and test data.
TRST#	N23	I	Test Reset. Active LOW signal to reset the Test Access Port (TAP) controller into an initialized state.

1.2.9 POWER AND GROUND

Name	Pin #	Type	Description
VDD	A2, B1, B6, B20, B23, D5,	P	Power: +3.3V Digital power.
	D6, D10, D14, D15, D18,		
	E22, H4, H20, J1, J3, J21,		
	M4, M20, N4, R1, R23, T1,		
	T4, T20, W3, Y6, Y10, Y14,		
	Y18, Y22, AB1, AB19,		
	AB23, AC2, AC3, AC8,		
	AC12, AC16		
VSS	A1, A5, A12, A16, B2, B21,	P	Ground: Digital ground.
	B22, C7, D8, D12, D16,		
	D23, F4, F20, G23, H3, J2,		
	K4, K20, L20, N2, P4, P20,		
	T2, U21, V4, V20, Y8, Y9,		
	Y12, Y16, AA2, AA22,		
	AB2, AB22, AC1, AC4,		
	AC13, AC17, AC20, AC23		



1.3 PIN LIST

BALL LOCATION	PIN NAME	ТҮРЕ	BALL LOCATION	PIN NAME	ТҮРЕ
Al	VSS	P	A2	VDD	P
A3	S AD[30]	TS	A4	S AD[27]	TS
A5	VSS	P	A6	S AD[23]	TS
A7	S AD[22]	TS	A8	S AD[19]	TS
A9	S AD[16]	TS	A10	S TRDY#	STS
A11	S LOCK#	STS	A12	VSS	P
A13	S AD131	TS	A14	SM66EN	I/OD
A15	S CBE[0]	TS	A16	VSS	P
A17	S AD[2]	TS	A18	S AD[0]	TS
A19	S CBE[7]	TS	A20	S CBE[5]	TS
A21	S AD[62]	TS	A22	EEDATA	I/O
A23	EECLK	0	-	-	-
B1	VDD	P	B2	VSS	Р
B3	S AD[29]	TS	B4	S AD[26]	TS
B5	S AD[24]	TS	B6	VDD	P
B7	S AD[20]	TS	B8	S AD[18]	TS
B9	S FRAME#	STS	B10	S DEVSEL#	STS
B11	S SERR#	I	B10	S PAR	TS
B13	S AD[14]	TS	B12	S AD[10]	TS
B15	S AD[8]	TS	B16	S AD[6]	TS
B17	S AD[4]	TS	B18	S AD[1]	TS
B19	S REQ64#	STS	B20	VDD	P
B21	VSS	P	B20 B22	VSS	P
B23	VDD	P	- 522	-	-
C1	S REO#[1]	I	C2	S REO#[2]	I
C3	S_REQ#[1] S_AD[31]	TS	C2	S AD[28]	TS
C5	S AD[31]	TS	C6	S CBE[3]	TS
C7	VSS	P	C8	S AD[17]	TS
C9	S IRDY#	STS	C10	S STOP#	STS
C11	S PERR#	STS	C12	S CBE[1]	TS
C13	S AD[15]	TS	C14	S AD[11]	TS
C15	S AD[9]	TS	C16	S AD[7]	TS
C17	S AD[5]	TS	C18	S ACK64#	STS
C19	S CBE[6]	TS	C20	S AD[63]	TS
C21	S AD[60]	TS	C20	S AD[58]	TS
C23	S_AD[60] S_AD[59]	TS	-	3_AD[36]	-
D1	S REQ#[5]	I	D2	S REQ#[6]	I
D3	S REO [3]	I	D2	S REQ#[0]	I
D5	VDD	P	D6	VDD	P
D7	S AD[21]	TS	D8	VSS	P
D7	S_AD[21] S_CBE[2]	TS	D10	VDD	P
D9	PMEENA#	I	D10	VSS	P
D13	S AD[12]	TS	D12	VDD	P
	VDD	_			_
D15 D17		TS	D16 D18	VSS VDD	P P
D17	S_AD[3] S_CBE[4]	TS	D18		TS
		TS	D20 D22	S_AD[61]	
D21 D23	S_AD[57] VSS	P 18	D22 -	S_AD[55]	TS -
E1	VSS S REQ#[8]	r r	E2		TS
	_ ` ` ` .	I Y		S_GNT#[0]	I
E3	S_REQ#[7]	I	E4	S_REQ#[4]	
- E21		- TC	E20	S_AD[56]	TS P
E21	S_AD[54]	TS	E22	VDD	r
E23	S_AD[53]	TS		C CNIT//[2]	- TC
F1	S_GNT#[2]	TS	F2	S_GNT#[3]	TS
F3	S_GNT#[1]	TS	F4	VSS	P
-	-	-	F20	VSS	P





BALL LOCATION	PIN NAME	TYPE	BALL LOCATION	PIN NAME	TYPE
F21	S_AD[52]	TS	F22	S_AD[50]	TS
F23	S_AD[51]	TS	-	-	-
G1	S GNT#[4]	TS	G2	S GNT#[6]	TS
G3	S GNT#[7]	TS	G4	S GNT#[5]	TS
-	-	-	G20	S AD[49]	TS
G21	S AD[47]	TS	G22	S AD[48]	TS
G23	VSS	P	-	- ' '	-
H1	S GNT#[8]	TS	H2	S RESET#	O
Н3	VSS	P	H4	VDD	P
-	-	-	H20	VDD	P
H21	S_AD[44]	TS	H22	S_AD[45]	TS
H23	S AD[46]	TS	-	- ' '	-
J1	VDD	P	J2	VSS	P
J3	VDD	P	J4	S CLKIN	I
-	-	_	J20	S AD[42]	TS
J21	VDD	P	J22	S AD[41]	TS
J23	S AD[43]	TS	-	-	-
K1	S CFN#	I	K2	GPIO[3]	TS
K3	GPIO[2]	TS	K4	VSS	P
-	-	-	K20	VSS	P
K21	S AD[38]	TS	K22	S AD[39]	TS
K23	S AD[40]	TS	-	-	-
L1	GPIO[0]	TS	L2	S_CLKOUT[0]	0
L3	S CLKOUT[1]	0	L4	GPIO[1]	TS
-	-	-	L20	VSS	P
L21	S_AD[36]	TS	L22	S_AD[35]	TS
L23	S AD[37]	TS	-	-	-
M1	S_CLKOUT[3]	0	M2	S CLKOUT[4]	0
M3	S CLKOUT[2]	0	M4	VDD	P
-	-	-	M20	VDD	P
M21	S AD[32]	TS	M22	S_AD[34]	TS
M23	S AD[33]	TS	-	-	-
N1	S CLKOUT[6]	0	N2	VSS	P
N3	S CLKOUT[5]	0	N4	VDD	P
-	-	-	N20	TCK	I
N21	S PAR64	TS	N22	S VIO	I
N23	TRST#	I	-	-	-
P1	S CLKOUT[9]	0	P2	S CLKOUT[8]	0
P3	S CLKOUT[7]	0	P4	VSS	P
-	5_CEROCI[7]	-	P20	VSS	P
P21	TMS	I	P22	TDO	0
P23	TDI	I	-	-	-
R1	VDD	P	R2	P GNT#	I
R3	P RESET#	I	R4	BPCCE	I
-	-	-	R20	P VIO	I
R21	MSK IN	I	R22	CONFIG66	I
R23	VDD	P	-	-	-
T1	VDD	P	T2	VSS	P
T3	P CLK	I	T4	VDD	P
-	-	-	T20	VDD	P
T21	P PAR64	TS	T22	P_AD[32]	TS
T23	P AD[33]	TS	-	-	-
U1	P AD[29]	TS	U2	P_AD[31]	TS
U3	P REQ#	TS	U4	P AD[30]	TS
-	- 1m2//	-	U20	P_AD[35]	TS
U21	VSS	P	U22	P AD[34]	TS
U23	P_AD[36]	TS	-	1_AD[34]	-
V1	P AD[27]	TS	V2	P_AD[28]	TS
¥ 1	1_110[2/]	10	Y 2	1_110[20]	10



BALL	PIN NAME	TYPE	BALL	PIN NAME	TYPE
LOCATION			LOCATION		
V3	P_AD[26]	TS	V4	VSS	P
-	-	_	V20	Reserved ¹	P
V21	P AD[39]	TS	V22	P AD[37]	TS
V23	P AD[38]	TS	-	-	-
W1	P_AD[24]	TS	W2	P_AD[25]	TS
W3	VDD	P	W4	P AD[23]	TS
-	-	_	W20	P_AD[44]	TS
W21	P AD[42]	TS	W22	P AD[40]	TS
W23	P_AD[41]	TS	-	-	-
Y1	P IDSEL	I	Y2	P_CBE[3]	TS
Y3	P_AD[22]	TS	Y4	P_AD[19]	TS
Y5	P AD[16]	TS	Y6	VDD	P
Y7	P SERR#	OD	Y8	VSS	P
Y9	VSS	P	Y10	VDD	P
Y11	P AD[8]	TS	Y12	VSS	P
Y13	P AD[1]	TS	Y14	VDD	P
Y15	P CBE[5]	TS	Y16	VSS	P
Y17	P AD[59]	TS	Y18	Reserved ²	P
Y19	P AD[52]	TS	Y20	P AD[47]	TS
Y21	P AD[45]	TS	Y22	VDD	P
Y23	P AD[43]	TS	-	-	-
AA1	P AD[21]	TS	AA2	VSS	P
AA3	P AD[20]	TS	AA4	P AD[17]	TS
AA5	P FRAME#	STS	AA6	P DEVSEL#	STS
AA7	P CBE[1]	TS	AA8	P AD[14]	TS
AA9	P AD[11]	TS	AA10	P AD[9]	TS
AA11	P_AD[6]	TS	AA12	P AD[5]	TS
AA13	P AD[2]	TS	AA14	P AD[0]	TS
AA15	P CBE[7]	TS	AA16	P AD[63]	TS
AA17	P AD[61]	TS	AA18	P AD[56]	TS
AA19	P AD[54]	TS	AA20	P AD[51]	TS
AA21	P AD[48]	TS	AA22	VSS	P
AA23	P AD[46]	TS	_	-	-
AB1	VDD	P	AB2	VSS	P
AB3	P AD[18]	TS	AB4	P CBE[2]	TS
AB5	P TRDY#	STS	AB6	P LOCK#	I
AB7	P PAR	TS	AB8	P AD[15]	TS
AB9	P_AD[12]	TS	AB10	P M66EN	I
AB11	P AD[7]	TS	AB12	P AD[4]	TS
AB13	P_AD[3]	TS	AB14	P ACK64#	STS
AB15	P CBE[6]	TS	AB14 AB16	P AD[62]	TS
AB17	P AD[60]	TS	AB18	P AD[58]	TS
AB19	VDD	P	AB20	P AD[53]	TS
AB21	P AD[50]	TS	AB22	VSS	P
AB23	VDD	P	-	-	-
AC1	VSS	P	AC2	VDD	Р
AC3	VDD	P	AC4	VSS	P
AC5	P IRDY#	STS	AC4	P STOP#	STS
AC7	P PERR#	STS	AC8	VDD	P
AC9	P AD[13]	TS	AC10	P AD[10]	TS
AC11	P CBE[0]	TS	AC10 AC12	VDD	P
AC13	VSS	P	AC12 AC14	P REO64#	STS
AC15	P CBE[4]	TS	AC16	VDD	P
AC17	VSS	P	AC18	P AD[57]	TS
AC17 AC19		TS	AC18 AC20	VSS	P
	P_AD[55]				
AC21 AC23	P_AD[49] VSS	TS P	AC22	EE_EN#	I
AC23	vss	ľ	-	-	-

¹ Connected to GROUND ² Connected to V_{DD}



2 SIGNAL DEFINITIONS

This Chapter offers information about PCI transactions, transaction forwarding across PI7C8154A, and transaction termination. The PI7C8154A has two 128-byte buffers for read data buffering of upstream and downstream transactions. Also, PI7C8154A has two 128-byte buffers for write data buffering of upstream and downstream transactions.

2.1 TYPES OF TRANSACTIONS

This section provides a summary of PCI transactions performed by PI7C8154A. Table 2-1 lists the command code and name of each PCI transaction. The Master and Target columns indicate support for each transaction when PI7C8154A initiates transactions as a master, on the primary and secondary buses, and when PI7C8154A responds to transactions as a target, on the primary and secondary buses.

Table 2-1 PCI TRANSACTIONS

Types of Transactions		Initiates as Master		Responds as Target	
		Primary	Secondary	Primary	Secondary
0000	Interrupt Acknowledge	N	N	N	N
0001	Special Cycle	Y	Y	N	N
0010	I/O Read	Y	Y	Y	Y
0011	I/O Write	Y	Y	Y	Y
0100	Reserved	N	N	N	N
0101	Reserved	N	N	N	N
0110	Memory Read	Y	Y	Y	Y
0111	Memory Write	Y	Y	Y	Y
1000	Reserved	N	N	N	N
1001	Reserved	N	N	N	N
1010	Configuration Read	N	Y	Y	N
1011	Configuration Write	Y (Type 1 only)	Y	Y	Y (Type 1 only)
1100	Memory Read Multiple	Y	Y	Y	Y
1101	Dual Address Cycle	Y	Y	Y	Y
1110	Memory Read Line	Y	Y	Y	Y
1111	Memory Write and Invalidate	Y	Y	Y	Y

As indicated in Table 2-1, the following PCI commands are not supported by PI7C8154A:

- PI7C8154A never initiates a PCI transaction with a reserved command code and, as a target, PI7C8154A ignores reserved command codes.
- PI7C8154A does not generate interrupt acknowledge transactions. PI7C8154A ignores interrupt acknowledge transactions as a target.
- PI7C8154A does not respond to special cycle transactions. PI7C8154A cannot guarantee
 delivery of a special cycle transaction to downstream buses because of the broadcast nature of
 the special cycle command and the inability to control the transaction as a target. To generate
 special cycle transactions on other PCI buses, either upstream or downstream, Type 1
 configuration write must be used.
- PI7C8154A neither generates Type 0 configuration transactions on the primary PCI bus nor responds to Type 0 configuration transactions on the secondary PCI bus.



2.2 SINGLE ADDRESS PHASE

A 32-bit address uses a single address phase. This address is driven on P_AD[31:0], and the bus command is driven on P_CBE[3:0]. PI7C8154A supports the linear increment address mode only, which is indicated when the lowest two address bits are equal to zero. If either of the lowest two address bits is nonzero, PI7C8154A automatically disconnects the transaction after the first data transfer.

2.3 DUAL ADDRESS PHASE

A 64-bit address uses two address phases. The first address phase is denoted by the asserting edge of FRAME#. The second address phase always follows on the next clock cycle.

For a 32-bit interface, the first address phase contains dual address command code on the CBE[3:0] lines, and the low 32 address bits on the AD[31:0] lines. The second address phase consists of the specific memory transaction command code on the CBE[3:0] lines, and the high 32 address bits on the AD[31:0] lines. In this way, 64-bit addressing can be supported on 32-bit PCI buses.

The *PCI-to-PCI Bridge Architecture Specification* supports the use of dual address transactions in the prefetchable memory range only. See Section 3.3.3 for a discussion of prefetchable address space. The PI7C8154A supports dual address transactions in both the upstream and the downstream direction. The PI7C8154A supports a programmable 64-bit address range in prefetchable memory for downstream forwarding of dual address transactions. Dual address transactions falling outside the prefetchable address range are forwarded upstream, but not downstream. Prefetching and posting are performed in a manner consistent with the guidelines given in this document for each type of memory transaction in prefetchable memory space.

2.4 DEVICE SELECT (DEVSEL#) GENERATION

PI7C8154A always performs positive address decoding (medium decode) when accepting transactions on either the primary or secondary buses. PI7C8154A never does subtractive decode.

2.5 DATA PHASE

The address phase of a PCI transaction is followed by one or more data phases. A data phase is completed when IRDY# and either TRDY# or STOP# are asserted. A transfer of data occurs only when both IRDY# and TRDY# are asserted during the same PCI clock cycle. The last data phase of a transaction is indicated when FRAME# is de-asserted and both TRDY# and IRDY# are asserted, or when IRDY# and STOP# are asserted. See Section 2.11 for further discussion of transaction termination.

Depending on the command type, PI7C8154A can support multiple data phase PCI transactions. For detailed descriptions of how PI7C8154A imposes disconnect boundaries, see Section 2.6.4 for write address boundaries and Section 2.7.3 read address boundaries.



2.6 WRITE TRANSACTIONS

Write transactions are treated as either posted write or delayed write transactions. Table 2-2 shows the method of forwarding used for each type of write operation.

Table 2-2 WRITE TRANSACTION FORWARDING

Type of Transaction	Type of Forwarding
Memory Write	Posted (except VGA memory)
Memory Write and Invalidate	Posted
Memory Write to VGA memory	Delayed
I/O Write	Delayed
Type 1 Configuration Write	Delayed

2.6.1 MEMORY WRITE TRANSACTIONS

Posted write forwarding is used for "Memory Write" and "Memory Write and Invalidate" transactions.

When PI7C8154A determines that a memory write transaction is to be forwarded across the bridge, PI7C8154A asserts DEVSEL# with medium decode timing and TRDY# in the next cycle, provided that enough buffer space is available in the posted memory write queue for the address and at least one DWORD of data. Under this condition, PI7C8154A accepts write data without obtaining access to the target bus. The PI7C8154A can accept one DWORD of write data every PCI clock cycle. That is, no target wait state is inserted. The write data is stored in an internal posted write buffers and is subsequently delivered to the target. The PI7C8154A continues to accept write data until one of the following events occurs:

- The initiator terminates the transaction by de-asserting FRAME# and IRDY#.
- An internal write address boundary is reached, such as a cache line boundary or an aligned 4KB boundary, depending on the transaction type.
- The posted write data buffer fills up.

When one of the last two events occurs, the PI7C8154A returns a target disconnect to the requesting initiator on this data phase to terminate the transaction.

Once the posted write data moves to the head of the posted data queue, PI7C8154A asserts its request on the target bus. This can occur while PI7C8154A is still receiving data on the initiator bus. When the grant for the target bus is received and the target bus is detected in the idle condition, PI7C8154A asserts FRAME# and drives the stored write address out on the target bus. On the following cycle, PI7C8154A drives the first DWORD of write data and continues to transfer write data until all write data corresponding to that transaction is delivered, or until a target termination is received. As long as write data exists in the queue, PI7C8154A can drive one DWORD of write data in each PCI clock cycle; that is, no master wait states are inserted. If write data is flowing through PI7C8154A and the initiator stalls, PI7C8154A will signal the last data phase for the current transaction at the target bus if the queue empties. PI7C8154A will restart the follow-on transactions if the queue has new data.

PI7C8154A ends the transaction on the target bus when one of the following conditions is met:

- All posted write data has been delivered to the target.
- The target returns a target disconnect or target retry (PI7C8154A starts another transaction to deliver the rest of the write data).